

SUPER i2DML-8G2 SUPER i2DML-iG2

USER'S MANUAL

Revision 1.0

The information in this User's Manual has been carefully reviewed and is believed to be accurate. The vendor assumes no responsibility for any inaccuracies that may be contained in this document, makes no commitment to update or to keep current the information in this manual, or to notify any person or organization of the updates.

Please Note: For the most up-to-date version of this manual, please see our web site at www.supermicro.com.

SUPERMICRO COMPUTER reserves the right to make changes to the product described in this manual at any time and without notice. This product, including software, if any, and documentation may not, in whole or in part, be copied, photocopied, reproduced, translated or reduced to any medium or machine without prior written consent.

IN NO EVENT WILL SUPERMICRO COMPUTER BE LIABLE FOR DIRECT, INDIRECT, SPECIAL, INCIDENTAL, OR CONSEQUENTIAL DAMAGES ARISING FROM THE USE OR INABILITY TO USE THIS PRODUCT OR DOCUMENTATION, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGES. IN PARTICULAR, THE VENDOR SHALL NOT HAVE LIABILITY FOR ANY HARDWARE, SOFTWARE, OR DATA STORED OR USED WITH THE PRODUCT, INCLUDING THE COSTS OF REPAIRING, REPLACING, INTEGRATING, INSTALLING OR RECOVERING SUCH HARDWARE, SOFTWARE, OR DATA.

Any disputes arising between manufacturer and customer shall be governed by the laws of Santa Clara County in the State of California, USA. The State of California, County of Santa Clara shall be the exclusive venue for the resolution of any such disputes. Supermicro's total liability for all claims will not exceed the price paid for the hardware product.

Unless you request and receive written permission from SUPER MICRO COMPUTER, you may not copy any part of this document.

Information in this document is subject to change without notice. Other products and companies referred to herein are trademarks or registered trademarks of their respective companies or mark holders.

Copyright © 2004 by SUPER MICRO COMPUTER INC. All rights reserved. Printed in the United States of America

Preface

About This Manual

This manual is written for system integrators, PC technicians and knowledgeable PC users. It provides information for the installation and use of the SUPER i2DML-8G2/i2DML-iG2 motherboard. The SUPER i2DML-8G2/ i2DML-iG2 supports single or dual Intel Itanium[®] 2 processors at a 400 MHz front side bus. Uniquely designed for demanding enterprise and technical applications, the Itanium 2 processor with 6 MB L3 Cache can provide performance increases of up to 30 to 50 percent or more over the original Intanium 2 processor. With its massive execution resources, 6.4GB/sec system bus bandwidth and 1.5GHz core speed, the latest Itanium 2 processor offers high-end reliability, flexibility, and scalability features for business critical computing and the most data-intensive applications. Please refer to the motherboard specifications pages on our web site (http://www.supermicro.com/Product_page/product-m.htm) for updates on supported processors. This product is intended to be professionally installed.

Manual Organization

Chapter 1 begins with a checklist of what should be included in your mainboard box, describes the features, specifications and performance of the motherboard and provides detailed information about the chipset.

Chapter 2 begins with instructions on handling static-sensitive devices. Read this chapter when you want to install the processor and DIMM memory modules and when mounting the mainboard in the chassis. Also refer to this chapter to connect the floppy and hard disk drives, SCSI drives, the IDE interfaces, the parallel and serial ports, the keyboard and mouse, the power supply and various control panel buttons and indicators.

If you encounter any problems, see **Chapter 3**, which describes troubleshooting procedures for the video, the memory and the setup configuration stored in CMOS. For quick reference, a general FAQ [Frequently Asked Questions] section is provided.

Chapter 4 includes an introduction to BIOS and provides detailed information on running the CMOS Setup utility.

Chapter 5 provides instructions on software, drivers and OS installation.

Appendix A lists AMIBIOS Error Beep Codes and the Common Debug Codes.

Appendix B provides BIOS POST Checkpoint Codes.

Table of Contents

Preface

About This Manual	iii
Manual Organization	iii

Chapter 1: Introduction

1-1	Overview 1-1
	Checklist 1-1
	Contacting Supermicro 1-2
	Super i2DML-8G2/i2DML-iG2 Image 1-3
	Super i2DML-8G2/i2DML-iG2 Layout 1-4
	Super i2DML-8G2/i2DML-iG2 Quick Reference 1-5
	Motherboard Features 1-6
	Intel E7505 Chipset: System Block Diagram 1-9
1-2	Chipset Overview 1-10
1-3	Special Features 1-11
	Recovery from AC Power Loss 1-11
1-4	PC Health Monitoring 1-11
1-5	ACPI Features 1-12
1-6	Power Supply 1-12
1-7	Super I/O1-13

Chapter 2: Installation

2-1	Static-Sensitive Devices 2-
	Precautions 2-
	Unpacking 2-
2-2	Itanium 2 Processor, Heatsink and Heatsink Installation 2-2
2-3	Installing DIMMs 2-10
2-4	I/O Ports/Control Panel Connectors 2-1
2-5	Connecting Cables 2-13
	EPS 12V Power Connector 2-13
	Processor VRM Power Connectors 2-13
	Power Fail LED2-14
	NMI Button
	Power LED
	HDD LED 2-15
	NIC1 LED 2-15
	NIC2 LED 2-15

	Overheat LED	2-16
	Reset Button	2-16
	Power Button	2-17
	Universal Serial Bus (USB0/1)	2-17
	Front Panel Universal Serial Bus Headers (USB2/3)	2-18
	Serial Ports	2-18
	GLAN (Ethernet Port)	. 2-19
	Chassis Intrusion	2-19
	Fan Headers	2-20
	Speaker Header	2-20
	Wake-On-Ring	. 2-21
	Power Fault Header	. 2-21
	SMB (System Management Bus)	. 2-22
	Alarm Reset	. 2-22
	SMB_Power Connector	. 2-23
2-6	Jumper Settings	2-23
	Explanation of Jumpers	2-23
	GLAN Enable/Disable	2-24
	CMOS Clear	2-24
	SCSIEnable/Disable	. 2-25
	Watch Dog Enable/Disable	. 2-26
	VGA Enable/Disable	. 2-26
2-7	Onboard Indicators	2-27
	CCommon Debug Codes LEDs	. 2-27
	SCSI Activity LED	. 2-27
2-8	Serial Port/Hard Disk Drive and SCSI Connections	2-28
	COM Port Connectors	2-28
	IDE Connectors	2-29
	IPMI Connector	2-29
	Ultra 320 SCSI Connectors	2-30

Chapter 3: Troubleshooting

3-1	Troubleshooting Procedures	3-1
	Before Power On	3-1
	No Power	3-1
	No Video	3-2
	Memory Errors	3-2
	Losing the System's Setup Configuration	3-2

3-2	Technical Support Procedures	3-3
3-3	Frequently Asked Questions	3-3
3-4	Returning Merchandise for Service	3-4

Chapter 4: BIOS

4-1	Introduction	4-1
4-2	Main BIOS Setup	
4-3	Advanced Setup	
4-4	PCI/PnP Configuration	
4-5	Security Setup	
4-6	Exit Options	

Chapter 5: Software Drivers and the OS Installation

5-1	Introduction to the EFI PLatform	5-1
5-2	Flash BIOS	5-2
5-3	Adding the CDROM'Boot Option in EFI	5-6
5-4	Accessing the LSI Utility and Building RAID 1	5-7

Appendices:

Appendix	A: B	IOS	Error	Веер	Codes	and t	the	Common	Debug	Codes	 A-1
Appendix	b: Bl	OS I	POST	Code	s						 B-1

Chapter 1 Introduction

1-1 Overview

Checklist

Congratulations on purchasing your computer motherboard from an acknowledged leader in the industry. Supermicro boards are designed with the utmost attention to detail to provide you with the highest standards in quality and performance.

Check that the following items have all been included with your motherboard. If anything listed here is damaged or missing, contact your retailer.

One (1) Supermicro Itanium2 Mainboard

One (1) ribbon cable for IDE devices (CBL-036)

One (1) heatsink retention(w/Mounting screws) (SKT-0147-RM-IT2)

Two (2) Power Pods (-VRM mechanism for the Itanium 2 CPUs) (VRM-0008)

One (1) Supermicro CD ROM

One (1) User's/BIOS Manual

Contacting Supermicro

Headquarters

Address:	SuperMicro Computer, Inc.
	980 Rock Ave.
	San Jose, CA 95131 U.S.A.
Tel:	+1 (408) 503-8000
Fax:	+1 (408) 503-8008
Email:	marketing@supermicro.com (General Information)
	support@supermicro.com (Technical Support)
Web Site:	www.supermicro.com

Europe

Address:	SuperMicro Computer B.V.
	Het Sterrenbeeld 28, 5215 ML
	's-Hertogenbosch, The Netherlands
Tel:	+31 (0) 73-6400390
Fax:	+31 (0) 73-6416525
Email:	sales@supermicro.nl (General Information)
	support@supermicro.nl (Technical Support)
	rma@supermicro.nl (RMA Dept.)

Asia-Pacific

Address:	SuperMicro, Taiwan
	D5, 4F, No. 16 Chien-Ba Road
	Chung-Ho 235, Taipei Hsien, Taiwan, R.O.C.
Tel:	+886-(2) 8226-3990
Fax:	+886-(2) 8226-3991
Web Site:	www.supermicro.com.tw
Technical Su	<u>upport</u> :
Email:	support@supermicro.com.tw
Tel:	+886-2-8228-1366, ext.132 or 139



Figure 1-1. SUPER i2DML-8G2/i2DML-iG2 Image

<u>Note:</u> The difference between the i2DML-8G2 and the i2DML-iG2: There is LSI Ultra 320 SCSI on the i2DML-8G2, and there is no SCSI on the i2DML-iG2.



Figure 1-2. SUPER i2DML-8G2/i2DML-iG2 Motherboard Layout

(not drawn to scale)

Notes:

1. Jumpers not noted are for testing purposes only.

2. " ■ " indicates the location of Pin 1.

3. For 1U servers, please use Fan1 and Fan2 for CPU cooling.

For 2U servers, please use Fan1, Fan2, Fan3 & Fan4 for CPU cooling.

4. The difference between the i2DML-8G2 and the i2DML-iG2: There is LSI Ultra 320 SCSI on the i2DML-8G2, and there is no SCSI on the i2DML-iG2.

Warning: The heatsink on the MRH-D chip has been pre-installed by the manufacturer. Please do not touch it. Turning the heatsink in a wrong way will damage it and will void the manufacturer's warranty.

Quick Reference (i2DML-8G2/i2DML-iG2)

(*Please refer to Chapter 2 for pin definitions and detailed information.) Jumper Description Default Setting GLAN Enable/Disable J7 Pins 1-2 (Enabled) J31 Watch Dog (*Note 3) Pins 1-2 (Reset) JBT1 CMOS Clear(*Note 5) JA1 SCSI Enable/Disable (*Note 4) Pins 1-2 (Enabled) JV1 VGA Enable/Disable Pins 1-2 (Enabled) Connector Description Alarm Reset (CN5) Fail Alarm Reset Switch BIOS#1-6 (S1-6) BIOS#1-6 Chassis Intrusion (J25) Chassis Intrusion Header COM1 (J5), COM2 (J38)COM1 & COM2 Serial Port and Header CPU1(J30), CPU2 (J29) CPU 1/2 Sockets Memory (RAM) Slots:DIMM1(J16),DIMM2 (J13), DIMM#1-#8 (J9-J16) DIMM3 (J11), DIMM4(J9), DIMM5 (J15), DIMM6 (J14), DIMM7 (J12), DIMM8 (J10) (*Note 2) DS3, DS4 Common Debug Codes LEDs DS7 SCSI LED (*Note 4) Fan Headers (1-8) Fan1-Fan8 Headers. Front Panel CTRL (U66)Front Control Panel Connector (*Note 3) IDE1 (J37), IDE2 (J35) IDE1/2 Hard Disk Drive Connectors IPMI (J26) IPMI 1.5. 2.0 Connector PCI-X (J19) PCI-X Bus 256-Pin Slot PW1(J20), PW2 (J36) Power1 and Power2 24-Pin-Connectors PWR Fault (U62) Power Fault Connector Speaker (CN4) Speaker Connector(*Note3) SMB (J22) System Management Bus Connector SMB Power (J27) System Management Bus Power Header SCSI A&B (J18, J3) SCSI A Connector(J18), SCSI B Connector(J3) (*Note 4) USB 0/1 (J1) Back Panel Universal Serial Ports USB2/3 (J21) Front Panel USB Headers VGA Connector (J2) VGA Connector Wake-on-Ring Header WOR (J6) (*Notes: 1. For 1U servers, use Fan1&Fan2 for CPU cooling. For 2U servers, use Fan1, Fan2, Fan3, Fan4 for CPU cooling. 2. See Chapter 2 for Memory Installation Instructions. 3. See Chapter 2 for detailed information. 4. For i2DML-8G2 only 5. See Page 2-24 for more information.)

Motherboard Features

<u>CPU</u>

 Two Intel Itanium2 Processor sockets and power pod sites support: Single or dual Intel[®] Itanium 2[™] processors at a 400 MHz front side bus (system) speed up to 1.5 GHz, 6MB L3 Cache. (*Notes: Please refer to the support section of our web site for a complete listing of supported processors (http:// www.supermicro.com/TECHSUPPORT/TechSupport.htm)

<u>Chipset</u>

- Intel E8870 chipset
- SNC-M(Scalable Node Controller) of the E8870 chipset
- SIOH (Server I/O Hub) of the E8870 chipset
- Four Memory Repeater Hubs-DDR(MRH-D) components of the E8870 chipset
- One P64H2 PCI-X bridge component
- Network Interface Controller (NIC) 10/100/1000 Ethernet controller that provides two GLAN ports
- One I/O Control Hub 4 (ICH 4) component:
 - -4 USB ports (2 at the rear, 2 headers at the front),
 - -2 IDE bus routed through the flex cable to the peripheral board supporting one ATA100 master device
- 6-MB Flash using 6 Firmware Hub (FWH) components

Memory

 Eight 184-pin DIMM sockets supporting up to 16 GB Registered ECC DDR-200 (PC1600) SDRAM (utilizing DDR266 operating at 200 MHz)

<u>Note</u>: 4-way Interleaved memory; requires at least 4 pieces of identical memory modules to be installed at the same time. See Section 2-3 for details.

Expansion Slots

*For 1U Server:

• One 64-bit PCI-X 100 slot(*For i2DML-8G2), One 64-bit PCI-X 133 slot (*For i2DML-iG2)

*For 2U servers: it can support up to 3 PCI-X slots:

One 64-bit PCI-X 100 slot(*For i2DML-8G2), One 64-bit PCI-X 133 slot (*For i2DML-iG2)

• Two 64-bit PCI-X 133 slots

BIOS

- 6-MB AMI® Flash BIOS (total of 6 BIOS chips)
- PCI 2.2, BIOS chips, Plug and Play (PnP), SMBIOS 2.3
- ACPI (limited)

PC Health Monitoring

- · Onboard voltage monitors for CPU cores, system voltages
- · Fan status monitor with firmware/software on/off Speed control
- CPU/chassis temperature monitors
- CPU fan speed control
- · CPU slow-down on temperature overheat
- CPU thermal trip support for processor protection, +5V standby alert LED
- · Power-up mode control for recovery from AC power loss
- Auto-switching for VRMs
- System overheat LED and control
- Chassis intrusion detection

Thermal Control

- Overheat LED Indication
- Thermal control
- 8 Fan connectors

ACPI Features

- Internal/external modem ring-On
- · Control of power-on mode for recovery of power loss
- · CPU thermal trip support for processor protection
- Main switch override mechanism

<u>Onboard I/O</u>

- LSI Dual Channel Ultra 320 SCSI (*i2DML-8G2 only)
- One IPMI 1.5 & 2.0 socket
- One Intel 82546 Gigabit Ethernet controller which supports two GLAN
 ports
- Onboard ATI Rage XL 8MB PCI Graphic Control
- Super I/O (W83627)
- Winbond Hardware Monitoring IC (W82791)
- Low Pin Count(LPC) Super I/O with one external serial port and an internal header supporting 2 Fast UART 16550A compatible serial ports
- Dual ATA100 channels

• Up to 4 USB 2.0 (2 ports and 2 headers)

<u>Other</u>

- Internal/external modem ring-on
- Console redirection
- · Watch Dog & Supero DoctorIII for system manageability
- In-Target Probe (ITP) port
- Joint Test Action Group (JTAG)/boundary scan support through ITP or external source
- Core ratio programming via the SNC-M
- Clock Buffering
- Embedded D2D converters
- I² C Logic: Includes:
 - -Field Replacement Unit (FRU) device ID that is accessed through a private $\ensuremath{I^2\,C}$ bus
 - -Temperature sensors

CD ROM

· BIOS flash upgrade utility and device drivers

<u>Dimensions</u>

• ATX Ext. 12.05" x 13.1" (306.1mm x 331.5mm)



Figure 1-9. Block Diagram of the i2DML-8G2/i2DML-iG2 Motherboard

Note: This is a general block diagram. Please see the previous Motherboard Features pages for details on the features of the motherboard.

1-2 Chipset Overview

Built upon the functionality and the capability of the Intel E8870 (870) chipset, the i2DML-8G2/i2DML-iG2 motherboard provides the performance and feature set required for high-end server platforms with configuration options optimized for communications, presentation, storage, computation or database applications. The Intel E8870 chipset consists of the following four primary components: the Scalable Node Controller (SNC), Server I/O Hub (SIOH), the Memory Repeater Hub for Synchronous Double Data Rate Memory(MRH_D) and Scalability Port Switch (SPS) (*Note Below). Complementary components include the I/O Hub Controller (Intel ICH4), the Firmware Hub (FWH), and the PCI Bus Bridge (P64H2).

The major bus groups are:

<u>Processor system bus</u>: supporting up to two processors and one Scalable Node Controller (SNC), with a maximum operating frequency of 200 MHz@400 MT/s.

<u>Rambus and SNC Interface</u>: the Interconnection between the SNC and Memory Repeater Hub (MRH-D), operating at a maximum frequency of 400 MHz.

<u>Synchronous DDR Interface</u>: interface between the MRH-D and up to four DIMM sockets, operating at the operating clock frequency of 100 MHz per branch channel.

<u>Scalability Port (SP) Interface</u>: a 400MHz, double-pumped, simultaneous bidirectional signaling (SBD) interface.

<u>Hub Interface 2.0</u>: interface between the SIOH and the P64H2 using 266 MHz strobes on a 16-bit wide data bus.

<u>Hub Interface 1.5</u>: interface between the SIOH and the ICH4 using 133 MHz strobes on a 8-bit wide data bus.

Local Firmware Hub (LPC): Interface between the SNC and local firmware.

<u>System Management Bus (SMBus)</u>: a subset of the I²C serial bus integrated into the SNC, SPS, and SIOH.

(*Note: The Scalability Port Switch-SPS is not used in the i2DML-8G2/iG2.)

Complementary Components include:

I/O Controller Hub (ICH4)

The ICH4 is the fourth-generation I/O Controller Hub subsystem that integrates many of the input/output functions of the chipset, including a twochannel ATA100 Bus Master IDE controller. The ICH4 also interfaces with PCI and various communications ports. Nearly all communications between the GMCH and the ICH4 takes place over the hub Interface, which is a 66 MHz/266 MB/s bus.

P64H2 PCI-X Hub (P64H2)

The P64H2 PCI-X Hub provides a 16-bit connection to the MCH for high-performance I/O capability and two 64-bit PCI-X interfaces.

1-3 Special Features

Recovery from AC Power Loss

BIOS provides a setting for you to determine how the system will respond when AC power is lost and then restored to the system. You can choose for the system to remain powered off (in which case you must hit the power switch to turn it back on) or for it to automatically return to a poweron state. See the Power Lost Control setting in the Advanced BIOS Setup section (Peripheral Device Configuration) to change this setting. The default setting is Last State.

1-4 PC Health Monitoring

This section describes the PC health monitoring features of the SUPER i2DML-8G2/i2DML-iG2. All have an onboard System Hardware Monitor chip that supports PC health monitoring.

Fan Status Monitor with Firmware/Software On/Off Control

The PC health monitor can check the RPM status of the cooling fans. The onboard 3-pin chassis fans are controlled by the power management functions.

CPU Overheat LED and Control

This feature is available when the user enables the CPU overheat warning function in the BIOS. This allows the user to define an overheat temperature. When this temperature is exceeded, fans will speed up, and the warning LED is triggered.

Auto-Switching Voltage Regulator for the CPU Core

The auto-switching voltage regulator for the CPU core can support up to 20A current and auto-sense voltage IDs ranging from 1.1V to 1.5V (*supported by VRMs only). This will allow the regulator to run cooler and thus make the system more stable.

1-5ACPI Features

External Modem Ring-On

Wake-up events can be triggered by a device such as the external modem ringing when the system is in the SoftOff state. Note that external modem ring-on can only be used with an SSI compliant power supply.

1-6 Power Supply

As with all computer products, a stable power source is necessary for proper and reliable operation. It is even more important for processors that have high CPU clock rates.

The SUPER i2DML-8G2/i2DML-iG2 requires a 24-pin connector and two 4pin 12V/15A connectors for CPU VRMs. Although most power supplies generally meet the specifications required by the CPU, some are inadequate. You should use one that will supply at least 500W of power, and an even higher wattage power supply is recommended for high-load configurations. Also your power supply must supply 2A for the Ethernet ports and the E8870 chipset.

It is strongly recommended that you use a high quality power supply that meets SSI EPS 12V 1U 500W PS Specification. To verify the status of SSI compliance, please visit the web site at http://www.ssiforum.org/. Addi-

tionally, in areas where noisy power transmission is present, you may choose to install a line filter to shield the computer from noise. It is recommended that you also install a power surge protector to help avoid problems caused by power surges.

1-7 Super I/O

The disk drive adapter functions of the Super I/O provides two high-speed, 16550 compatible serial communication ports (UARTs). Each UART includes a 16-byte send/receive FIFO, a programmable baud rate generator, complete modem control capability and a processor interrupt system. Both UARTs provide legacy speed with baud rate of up to 115.2 Kbps as well as an advanced speed with baud rates of 250 K, 500 K, or 1 Mb/s, which support higher speed modems.

Notes

Chapter 2 Installation

2-1 Static-Sensitive Devices

Electric-Static-Discharge (ESD) can damage electronic components. To prevent damage to your system board, it is important to handle it very carefully. The following measures are generally sufficient to protect your equipment from ESD.

Precautions

- Use a grounded wrist strap designed to prevent static discharge.
- Touch a grounded metal object before removing the board from the antistatic bag.
- Handle the board by its edges only; do not touch its components, peripheral chips, memory modules or gold contacts.
- When handling chips or modules, avoid touching their pins.
- Put the motherboard and peripherals back into their antistatic bags when not in use.
- For grounding purposes, make sure your computer chassis provides excellent conductivity between the power supply, the case, the mounting fasteners and the motherboard.

Unpacking

The motherboard is shipped in antistatic packaging to avoid static damage. When unpacking the board, make sure the person handling it is static protected.

2-2 Itanium2 Processor and Heatsink Installation



When handling the processor package, avoid placing direct pressure on the label area of the fan. Also, do not place the motherboard on a conductive surface, which can damage the BIOS battery and prevent the system from booting up.

IMPORTANT: Always connect the power cord last and always remove it before adding, removing or changing any hardware components. Make sure that you install the processor into the CPU socket **before** you install the CPU heat sink.

Note: To optimize the functionality and capability of the i2DML-8G2/ i2DML-iG2, we recommend that i2DML-8G2/i2DML-iG2 be installed in Supermicro chassis only.

Warning: The heatsink on the MRH-D chip has been pre-installed by the manufacturer. Please do not touch it. Turning the heatsink in a wrong way will damage it and will void the manufacturer's warranty.

A. Locating the components included in the shipping package

Locate the following components, which are included in the shipping package.

Two (2) Power Pod (VRM-0008) Two (2) Itanium 2 Heatsinks (SNK-0046)(*not included; sold separately) One Package of Retention Mechanism, including:

One (1) Retention Mechanism (SKT-0147-RM-IT2) Eight (8) M3 5mm Screws Three (3) 6-32 4.5mm Screws Six (6) 6-32 8mm Screws One (1) M2.5 Hex Key (*for CPU removal and locking)

B. Installing the Heatsink Retention Mechanism on the Motherboard

1. Place the retention mechanism (P/N SKT-0147-RM-IT2) on the motherboard as shown in the picture below:

2. Secure the retention mechanism onto the motherboard by screwing three (3) 6-32 4.5MM screws into the mounting holes on the back of the motherboard.



C. Installing Motherboard into chassis

*Note: <u>To optimize the functionality and the capability of the i2DML-8G2/</u> i2DML-iG2, we strongly recommend that the i2DML-8G2/i2DML-iG2 be installed in Supermicro's proprietary chassis only-the SC813HS-500W (*for 1 U), SC823HS-500W (*for 2U).

1. Locate six(6) 6-32 8mm screws in the retention mechanism shipping package.

2. On the retention mechanism located on the motherboard, locate the six mounting holes (as shown in the picture below), and locate their six corresponding mounting holes in the chassis.

3. Align the six mounting holes on the motherboard against the corresponding mounting holes in the chassis.

4. Screw six (6) 6-32 <u>8mm</u> screws into the mounting holes on the retention mechanism and the mounting holes in the chassis as shown in the pictures below.

5. Locate six 6-32 4.5mm screws included in the chassis mounting kit. Secure the motherboard onto the chassis by screwing 6-32 4.5mm screws into all the remaining mounting holes on the motherboard and the mounting holes in the chassis.

1.) Screw six 6-32 8mm screws into mounting holes on the board and on the chassis.



 Secure the motherboard onto the chassis by screwing
 6-32 4.5mm screws into all the remaining mounting holes on the board and on the chassis.

D. Installing and securing the Itanium 2 CPU onto the motherboard

1. Insert the Itanium 2 CPU into the CPU1 Socket. Make sure that CPU Pin 1 is aligned with the cut angle of the CPU socket. (*See Note) as shown in the picture below:



2. Use an M2.5 Hex Key to properly install and securely lock the Itanium 2 CPU onto the socket as shown below:



3. Make sure that the CPU is in its proper locking position. (*To lock it: Use an M2.5 Hex key to turn the lock in the clockwise direction. To unlock it: turn the lock in the counter-clock direction.)



4. Repeat the Steps 1-3 to install CPU#2, if needed.

(*Notes: Please refer to Chapter 1 Page 1-4 for the locations of CPU1 Socket and CPU2 Socket.)

E. Installing and securing the Power Pod onto the Itanium 2 CPU

(*Notes: <u>1.The CPU Power Pod is a VRM mechanism specially designed</u> for the Itanium 2 processors.)

1. Locate the opening slot on the CPU Power Pod, and align the opening slot with the Itanium2 CPU installed on the motherboard.

2. Carefully push the Edge Connector of the Power Pod toward the CPU until the Signal Pins on both edges of the CPU are fully seated in the Edge Connector and you hear a click. (*Warning: Unless the Signal Pins of the CPU are fully seated in the Edge Connector of the Power Pod, the CPU will not function correctly!!)



3. Locate four(4) M3 screws in the VRM-008 package. Secure the Power Pod onto the motherboard with four(4) M3 screws as shown in the picture below:

3.) Secure the Power Pod onto the motherboard with four(4) M3 screws.



4. Repeat Step 1 and Step 2 to install the second Itanium2 CPU (w/Power Pod) as needed.



Dual Itanium 2 Processors (w/ Power Pods installed)

F. Installing the Heatsink on the CPU(*for CPU w/o Heatsink only)

(*Warning: <u>Do not apply any thermal grease to the heatsink-the required</u> <u>amount of thermal grease has already been applied.</u>)

(*Note: <u>To maximizing the cooling effect of the i2DML-8G2/iG2, we</u> strongly recommend that Supermicro's proprietary heatsinks (SNK-046) be used with the Itanium 2 CPUs.)

1. Place the heatsink (P/N SKT-0046) on top of the CPU so that the four mounting holes are aligned with those on the retention mechanism as shown in Figure 1 below.

2. Screw in two diagonal screws (ie the #1 and #2 screws) until just snug (do not fully tighten), then do the same with the remaining diagonal screws as shown in Figure 2 and Figure 3.



3. Secure the heatsink onto the CPU by tightening all four screws as shown in Figure 3.

4. Repeat the above steps 1-3 to install the second heatsink on the second CPU if needed as shown in the Figure 4.



The i2DML-8G2/iG2 with two heatsinks installed

G. Connecting the Power Supply to the motherboard and the Power Pods

1. Connect the 24-pin power connector from the AC Power Supply to the motherboard. (Refer to Page 1-4 for the locations of power connectors.)

2. Connect two(2) 4-pin 12V/15A power connectors from the AC Power Supply to the power pods.

2-3 Installing DIMMs

Note: Check the Supermicro web site for recommended memory modules: http://www.supermicro.com/TECHSUPPORT/FAQs/Memory_vendors.htm

CAUTION

Exercise extreme care when installing or removing DIMM modules to prevent any possible damage. Also note that the memory is interleaved to improve performance (see step 1).

DIMM Installation

- Insert either 4 or 8 identical DIMMs (-Memory of the same size and type) into the memory slots, starting with DIMM1(J16), DIMM2(J13), DIMM3(J11) & DIMM4(J9). (DIMM1-DIMM4 are the DIMM sockets colored in blue.) If four more DIMMs are used, insert DIMM5(J15), DIMM6(J14), DIMM7(J12) and DIMM8(J10) into the slots. (DIMM5-DIMM8 are the DIMM sockets colored in black.) The memory scheme is interleaved, and <u>you</u> <u>must install four modules at a time</u>, beginning with DIMM1, DIMM2, DIMM3, DIMM4 (blue slots).
- Insert each DIMM module vertically into its slot. Pay attention to the notch along the bottom of the module to prevent inserting the DIMM module incorrectly.
- Gently press down on the DIMM module until it snaps into place in the slot. Repeat for all modules (see step 1 above).

Memory Support

The i2DML-8G2/i2DML-iG2 supports up to 16 GB of buffered, Reg. ECC DDR-200 (utilizing DDR 266 memory operating at DDR 200). All motherboards were designed to support 2 GB modules in each slot.



Figure 2-2. Installing and Removing DIMMs



To Remove:

Use your thumbs to gently push near the edge of both ends of the module. This should release it from the slot.

2-4 I/OPorts/Control Panel Connectors

The I/O ports are color coded in conformance with the PC 99 specification. See Figure 2-3 below for the colors and locations of the various I/O ports.

Figure 2-3. I/O Port Locations and Definitions



Front Control Panel (U66)

U66 contains header pins for various buttons and indicators that are normally located on a control panel at the front of the chassis. These connectors are designed specifically for use with Supermicro server chassis. See the figure below for the descriptions of the various control panel buttons and LED indicators. Refer to the following section for descriptions and pin definitions.





Speaker Connector (CN4)

CN4 contains header pins for the Speaker Header located at the front of the chassis. (*See the Connector Section for details.)





2-5 Connecting Cables

EPS 12V Power Connectors (Main PS)

There are two 24-pin main power supply connectors (PW1, PW2) on the board. These power connectors meet the SSI EPS 12V specification. (*Only one 24-pin connector is needed.) See the tables on the right for pin definitions.

J20, J36Pin Definitions				
Pin Num	ber Definition	Pin Num	ber Definition	
13	+3.3V	1	+3.3V	
14	-12V	2	+3.3V	
15	COM	3	COM	
16	PS_ON#	4	+5V	
17	COM	5	COM	
18	COM	6	+5V	
19	COM	7	COM	
20	Res(NC)	8	PWR_OK	
21	+5V	9	5VSB	
22	+5V	10	+12V	
23	+5V	11	+12V	
24	COM	12	+3.3V	

EPS 12V Power Supply 24-pin Connectors: J20,J36--Pin Definitions

Processor Power Connectors (*For CPU VRMs)

In addition to the primary SSI EPS12V 24-pin power connectors (above), there are also two 4-pin EPS 12V/15A VRM power connectors to be connected to CPU Power Pods (VRMs). Refer to the table on the right for pin definitions.

EPS 12V Power Supply 4-pin Connectors: Pin Definitions

Pin		Pin	
Number Definition		Numb	er Definition
1	Thru	2	Ground
3	Thru	4	+12V



Power Fail LED

The Power Fail LED connection is located on pins 5 and 6 of U66. Refer to the table on the right for pin definitions.

NMI Button

The non-maskable interrupt button header is located on pins 19 and 20 of U66. Refer to the table on the right for pin definitions.

Power LED

The Power LED connection is located on pins 15 and 16 of U66. Refer to the table on the right for pin definitions.

Power Fail LED Pin Definitions

(U66)	
Pin	
Number	Definition
5	Vcc
6	GND

NMI Button Pin Definitions (U66)		
Pin		
Number	Definition	
19	Control	
20	Ground	

PWR_	LED	Pin	Defin	itions
		(1100	••	

(000)		
Pin		
Number	Definition	
15	Vcc	
16	Control	



HDD LED

The HDD LED connection is located on pins 13 and 14 of U66. Attach the hard drive LED cable here to display disk activity (for any hard drives on the system, including SCSI, Serial ATA and IDE). See the table on the right for pin definitions.

NIC1 LED

The NIC (Network Interface Controller) LED connection for the GLAN port is located on pins 11 and 12 of U66. Attach the NIC LED cable to display network activity. Refer to the table on the right for pin definitions.

NIC2 LED

The NIC (Network Interface Controller) LED connection for the GLAN port is located on pins 9 and 10 of U66. Attach the NIC LED cable to display network activity. Refer to the table on the right for pin definitions.

HDD LED Pin Definitions (U66)		
Pin <u>Number</u> 13	Definition	
14	HD Active	

NIC LED Pin Definitions (U66)		
Pin Number 11 12	Definition Vcc GND	

NIC 2 LED Pin Definitions (U66)		
Pin Number 9 10	Definition Vcc GND	



Overheat LED (OH)

Connect an LED to the OH connection on pins 7 and 8 of U66 to provide advanced warning of chassis overheating. Refer to the table on the right for pin definitions.

Reset Button

The Reset Button connection is located on pins 3 and 4 of U66. Attach it to the hardware reset switch on the computer case. Refer to the table on the right for pin definitions.

Overheat (OH) LED Pin Definitions

(U66)		
Pin		
Number	Definition	
7	Vcc	
8	GND	
1		

Reset Pin Definitions (U66)		
Pin		
Number	Definition	
3	Reset	
4	Ground	


Power Button

The Power Button connection is located on pins 1 and 2 of U66. Momentarily contacting both pins will power on/off the system. This button can also be configured to function as a suspend button (with a setting in BIOS - see Chapter 4). To turn off the power when set to suspend mode, depress the button for at least 4 seconds. Refer to the table on the right for pin definitions.

Universal Serial Bus (USB0/1)

Four USB 2.0 ports:USB0/1(J1) are located on the back panel. USB0 is the bottom connector and USB1 is the top connector of J1. See the table on the right for pin definitions.

Power Button Connector Pin Definitions (U66) Pin

Number	Definition
1	PW_ON
2	Ground

Universal Serial Bus Pin Definitions USB 0/1(J1)

Pin		Pin	
Number	Definition	Number	Definition
1	+5V	1	+5V
2	P0-	2	P0-
3	P0+	3	P0+
4	Ground	4	Ground
5	N/A	5	Key

DIMM7



Front Panel Universal Serial Bus Header

An extra USB header (USB2/3) (J21) can be used for front side USB access. You will need a USB cable to use either connection. Refer to the tables on the right for pin definitions.

Serial Ports

There are two Serial Ports on the i2DML-8G2/i2DML-iG2. COM1 (J5) is a connector and COM2 (J38) is a header. See the tables on the right for pin definitions.

Front Panel Universal Serial Bus(J21) Pin Definitions

	FPL	JSB2	/FOL	JSB3
--	-----	------	------	------

Pin	
Number	Definition
1	+5V
2	P0-
3	P0+
4	Ground
5	Key

Serial Ports Pin Definitions (COM1-J5, COM2-J38)

Pin Numbe	r Definition	Pin Number	Definition
1	DCD	6	DSR
2	Serial In	7	RTS
3	Serial Out	8	CTS
4	DTR	9	RI
5	Ground		



GLAN Ports (Ethernet Ports)

Two Gigabit Ethernet ports (designated LAN1, LAN2) are located between Keyboard/Mouse connectors and the VGA connector. This port accepts RJ45 type cables.

Chassis Intrusion

A Chassis Intrusion header (J25) is located below the S I/O chip. Attach the appropriate cable to inform you of a chassis intrusion. See the tables on the right for pin definitions.



Chassis Intrusion Pin Definitions (J25)

Pin	
Number	Definition
1	Instrusion
2	Ground



Fan Headers

The i2DML-8G2/i2DML-iG2 has eight fan headers. See the table on the right for pin definitions.

Fan Header Pin Definitions

Pin	
Number	Definition
1	Ground (black)
2	+12V (red)
3	Tachometer
Caution: Fan headers are DC	

power.

Speaker Header

The Speaker header is located on CN4. See the table on the right for speaker pin definitions. <u>Note</u>: The speaker connector pins are for use with an external speaker. If you wish to use the onboard speaker, you should close pins 3, and 4 with a jumper to enable it.





Wake-On-Ring

The Wake-On-Ring header is designated JWOR(J6). This function allows your computer to receive and "wake-up" by an incoming call to the modem when in suspend state. See the table on the right for pin definitions. You must have a Wake-On-Ring card and cable to use this feature.

Power Fault

Connect a cable from your power supply to the U62 header to provide warning of power supply failure. This warning signal is passed through the PWR_LED pin on U66 to indicate of a power failure on the chassis. See the table on the right for pin definitions.

Wake-on-Ring Pin Definitions (JWOR-J6)	
Pin Number 1 2	Definition Ground Wake-up

Power Fault
Pin Definitions (U62)

Pin	
Number	Definition
1	P/S 1 Fail Signal
2	P/S 2 Fail Signal
3	P/S 3 Fail Signal
4	Reset (from MB)

Note: This feature is only available when using redundant Supermicro power supplies.



SMB

A System Management Bus header is located at J22. Connect the appropriate cable here to utilize SMB on your system.

Alarm Reset

The system will notify you in the event of a power supply failure. This feature assumes that Supermicro redundant power supply units are installed in the chassis. If you only have a single power supply installed, you should disable this (the default setting) with (CN5) to prevent false alarms. See the table on the right for jumper settings. (The Alarm Reset header is located next to the PWR Fault header and close to Fan3.)



Pin Number	Definition
1	Data
2	Ground
3	Clock
4	No Connection

Alarm Reset Jumper Settings (CN5)

Jumper Position	Definition
Open	Enabled
Closed	Disabled

Alarm Reset



SMB Power (I² C) Connector

I² C Connector (J27), located between the PWR ForceOn Header and the PWR Fault header, monitors the status of PWR Supply, Fan and system temperature.

	SMB PWR	
Pin	Definitions	(J27)

Pin #	Definition
1	Clock
2	Data
3	N/A
4	N/A
5	N/A



2-6 Jumper Settings

Explanation of Jumpers

To modify the operation of the motherboard, jumpers can be used to choose between optional settings. Jumpers create shorts between two pins to change the function of the connector. Pin 1 is identified with a square solder pad on the printed circuit board. See the motherboard layout pages for jumper locations.

Note: On two pin jumpers, "Closed" means the jumper is on and "Open" means the jumper is off the pins.



GLAN Enable/Disable

J7 enables or disables the GLAN port(s) on the motherboard. See the table on the right for jumper settings. The default setting is enabled.

GLAN Enable/Disable Jumper Settings (J7)

• •
Definition
Enabled
Disabled

CMOS Clear

JBT1 is not literally a jumper but consists of two contact pads. To clear the contents of CMOS, short these pads together by touching them both with a metal conductor such as the head of a small screwdriver. For ATX/SSI power supplies, you must completely shut down the system and remove the AC power cord before clearing CMOS.



UL JBT1

SCSI Enable/Disable (*i2DML-8G2 only)

The SCSI jumper at JA1 allows you to enable or disable the onboard SCSI controller. The normal (default) position is on pins 1-2 to enable SCSI termination. See the table on the right for jumper settings.

SCSI Enable/Disable Jumper Settings

(0,7,1)		
Jumper		
Position	Definition	
Pins 1-2	Enabled	
Pins 2-3	Disabled	



Watch Dog

J31 controls Watch Dog, a system monitor that takes action when a software application freezes the system. Pins 1-2 will have WD reset the system if a program freezes. Pins 2-3 will generate a non-maskable interrupt for the program that has frozen (requires software implementation). <u>Watch Dog</u> <u>must also be enabled in BIOS.</u>

W	atch Dog	
lumper	Settings	(J31)

Jumper Position	Definition
Pins 1-2	WD to Reset
Pins 2-3	WD to NMI
Open	Disabled

(*Note: Watch Dog is for OEM use only. WD sets a timer and it will reset after the time specified expired. ACustom code must be written to stop this function if WD is set to "enabled" in the BIOS and via a jumper on board.)

VGA Enable/Disable

JV1 allows you to enable or disable the VGA port. The default position is on pins 1 and 2 to enable VGA. See the table on the right for jumper settings. VGA Enable/Disable Jumper Settings

	(311)
Jumper	
Position	Definition
1-2	Enabled(default)
2-3	Disabled



2-7 Onboard Indicators

Common Debug Codes LEDs

There are two Common Debug LEDs located next to the IDE 2 Connector. See the table below for the functions associated with the Debug Codes LEDs.

DS4	DS3	
On	On:	SNC found and start memory sizing
On	Off:	Initial system memory and SIOH
Off	On:	Valid memory and SIOH found
Off	Off:	ICH4 found

SCSI Activity LED (*i2DML-8G2 Only)

The SCSI Activity LED is located next to the LSI SCSI Controller. When the SCSI Activity LED blinks, it indicates that the SCSI channels are ative.



2-8 COM Port, IDE, IPMI and SCSI Connections

Note the following when connecting the hard disk drive cable:

• A red mark on a wire typically designates the location of pin 1.

COM Port 1 (J5) & COM 2 Header (J38)

The COM Port 1 is located on J5, and the COM 2 Header is located on J38.



IDE Connectors

There are no jumpers to configure the onboard IDE#1 and #2 connectors (at J37 and J35, respectively). See the table on the right for pin definitions.

IDE Connector Pin Definitions (J35, J37)

	,		
Pin Number	Function	Pin Number	Function
1	Reset IDE	2	GND
3	Host Data 7	4	Host Data 8
5	Host Data 6	6	Host Data 9
7	Host Data 5	8	Host Data 10
9	Host Data 4	10	Host Data 11
11	Host Data 3	12	Host Data 12
13	Host Data 2	14	Host Data 13
15	Host Data 1	16	Host Data 14
17	Host Data 0	18	Host Data 15
19	GND	20	Key
21	DRQ3	22	GND
23	I/O Write-	24	GND
25	I/O Read-	26	GND
27	IOCHRDY	28	BALE
29	DACK3-	30	GND
31	IRQ14	32	IOCS16-
33	Addr 1	34	GND
35	Addr 0	36	Addr 2
37	Chip Select 0	38	Chip Select 1-
39	Activity	40	GND

IPMI

J26 is designated as the IPMI Socket for the i2DML-8G2/i2DMLiG2 Motherboard.



Ultra 320 SCSI Connectors (*i2DML-8G2 only)

Refer to the table below for the pin definitions of the Ultra 320 SCSI connectors: SCSI A (located on J18), and SCSI B (located on J3.)

	Connector Contact		Connector Contact	
	Number	Signal Names	Number	Signal Names
	Number 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34	Signal Names +DB(12) +DB(13) +DB(14) +DB(15) +DB(1) +DB(0) +DB(1) +DB(2) +DB(3) +DB(4) +DB(3) +DB(6) +DB(7) +DB(6) +DB(7) +DB(7) +DB(6) +DB(7) +DB(Number 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 57 58 59 60 61 62 63 64 65 66 67 68	-DB(12) -DB(13) -DB(14) -DB(15) -DB(11) -DB(0) -DB(1) -DB(2) -DB(3) -DB(4) -DB(3) -DB(4) -DB(6) -DB(7) -DB(6) -DB(7) -DB(6) -DB(7) -DB(6) -DB(7) -
P64H				
BIOS4BI	OS5 BIOS6			

68-pin Ultra 320SCSI Connectors (J18 and J3)



Chapter 3 Troubleshooting

3-1 Troubleshooting Procedures

Use the following procedures to troubleshoot your system. If you have followed all of the procedures below and still need assistance, refer to the 'Technical Support Procedures' and/or 'Returning Merchandise for Service' section(s) in this chapter.

Note: Always disconnect the power cord before adding, changing or installing any hardware components.

Notes:

- It might take longer than usual (up to 40 seconds) to boot up the system. (The larger the memory size is, the longer it will take to boot the system.)
- Please wait at least 10 seconds between power off and power on for proper VRMs discharge.
- The i2DML-8G2/iG2 supports Limited ACPI functions (only the functions of: "S0-Active", and "S5-Complete power off" are supported).
- The minimum power requirement is 500W and above. Also, two 4-pin 12V/15A power connectors are required for CPU Power Pods (VRMs).
- 5) There is no BIOS Recovery function available. Should a problem occur after flashing BIOS, all six BIOS chips will have to be replaced.

Before Power On

- 1. Make sure no short circuits exist between the motherboard and chassis.
- 2. Disconnect all ribbon/wire cables from the motherboard, including those for the keyboard and mouse.
- 3. Remove all add-on cards.
- Install one CPU (making sure it is fully seated) and connect the chassis speaker and the power LED to the motherboard. (Check all jumper settings as well.)

No Power

- Make sure no short circuits exist between the motherboard and the chassis. (*Disconnect the AC plug from the power supply for more than 2 minutes to reset short circuit protection.)
- 2. Verify that all jumpers are set to their default positions.
- 3. Check that the 115V/230V switch on the power supply is properly set.
- 4. Connect the AC plug to the power supply, and turn the power switch on

and off to test the system.

 The battery on your motherboard may be old. Check to verify that it still supplies ~3VDC. If it does not, replace it with a new one.

No Video

- 1. If the power is on but you have no video, remove all the add-on cards and cables.
- 2. Use the speaker to determine if any beep codes exist. Refer to the Appendixes for details on beep codes.
- 3. Make sure that the CPU is securely locked in the CPU socket.
- Make sure that the 4-pin 12V/15A connector is used on the VRM Power Pod.
- Make sure that the CPU is completely inserted into the VRM Power Pod. (*Please refer to Page 2-6 in Chapter 2.)

NOTE

If you are a system integrator, VAR or OEM, a POST diagnostics card is recommended. For BIOS POST codes, refer to App.

Α.

Memory Errors

- 1. Make sure the DIMM modules are properly and fully installed.
- Determine if different speeds of DIMMs have been installed. It is recommended to use the same RAM speed for all DIMMs in the system.
- Make sure you are using the correct type of ECC DDR-200 SDRAM (utilizing DDR-266 operating at 200 MHz). EDO SDRAM and PC100/133 SDRAM are not supported.
- Make sure all memory modules are fully seated in their slots. <u>As an interleaved memory scheme is used, you must install four or eight identical memory modules at the same time</u>, beginning with DIMM1-DIMM4(sockets colored in blue). (If eight DIMMs are used, install DIMM5-DIMM8((sockets colored in black.) (see Section 2-3).
- 5. Check the position of the 115V/230V switch on the power supply.

Losing the System's Setup Configuration

- Ensure that you are using a high quality power supply. A poor quality power supply may cause the system to lose the CMOS setup information. Refer to Section 1-6 for details on recommended power supplies.
- The battery on your motherboard may be old. Check to verify that it still supplies ~3VDC. If it does not, replace it with a new one.
- If the above steps do not fix the Setup Configuration problem, contact your vendor for repairs.

3-2 Technical Support Procedures

Before contacting Technical Support, please take the following steps. Also, note that as a motherboard manufacturer, Super Micro does not sell directly to end-users, so it is best to first check with your distributor or reseller for troubleshooting services. They should know of any possible problem(s) with the specific system configuration that was sold to you.

1. Please go through the 'Troubleshooting Procedures' and 'Frequently Asked Question' (FAQ) sections in this chapter or see the FAQs on our web site(http://www.supermicro.com/TECHSUPPORT/TechSupport.htm) before contacting Technical Support.

2. BIOS upgrades can be downloaded from our web site at http://www.supermicro.com/techsupport/download.htm.

Note: Not all BIOS can be flashed depending on the modifications to the boot block code.

3. If you still cannot resolve the problem, include the following information when contacting Super Micro for technical support:

•Motherboard model and PCB revision number

•BIOS release date/version (this can be seen on the initial display when your system first boots up)

•System configuration

An example of a Technical Support form is on our web site at http://www.supermicro.com/techsupport/contact_support.htm.

 Distributors: For immediate assistance, please have your account number ready when placing a call to our technical support department. We can be reached by e-mail at support@supermicro.com or by phone at: (408) 503-8000, option 2. You can also send fax to us at (408) 503-8019.

3-3 Frequently Asked Questions

Question: What are the various types of memory that my motherboard can support?

Answer: The i2DML-8G2/i2DML-iG2 has eight 184-pin DIMM slots that support registered ECC DDR-200 (PC1600) SDRAM modules (-utilizing DDR-266 operating at 200 MHz). It is strongly recommended that you do not mix memory modules of different speeds and sizes. (Either 4 or 8 of identical DIMMs shall be installed.)

Question: How do I update my BIOS?

Answer: It is recommended that you <u>do not</u> upgrade your BIOS if you are experiencing no problems with your system. Updated BIOS files are located on our web site at http://www.supermicro.com. Please check our BIOS warning message and the information on how to update your BIOS on our web site. Also, check the current BIOS revision and make sure it is newer than your BIOS before downloading. (*Note: There is no BIOS Recovery function available for the motherboard. Should a problem occur after you flash the BIOS, you will need to change all six BIOS chips.)

Question: What's on the CD that came with my motherboard?

Answer: The supplied compact disc has quite a few drivers and programs that will greatly enhance your system. We recommend that you review the CD and install the applications you need.

3-4 Returning Merchandise for Service

A receipt or copy of your invoice marked with the date of purchase is required before any warranty service will be rendered. You can obtain service by calling your vendor for a Returned Merchandise Authorization (RMA) number. When returning to the manufacturer, the RMA number should be prominently displayed on the outside of the shipping carton, and mailed prepaid or hand-carried. Shipping and handling charges will be applied for all orders that must be mailed when service is complete.

This warranty only covers normal consumer use and does not cover damages incurred in shipping or from failure due to the alternation, misuse, abuse or improper maintenance of products.

During the warranty period, contact your distributor first for any product problems.

Chapter 4 AMIBIOS

4-1 Introduction

This chapter describes the AMIBIOS for the i2DML-8G2/i2DML-iG2. The AMI ROM BIOS is stored in a Flash EEPROM and can be easily upgraded using a floppy disk-based program. This chapter describes the basic navigation of the AMI BIOS Setup Utility setup screens.

Starting BIOS Setup Utility

To enter the AMI BIOS Setup Utility screens, hit the <Delete> key while the system is booting-up.

(*Note: In most cases, the <Delete> key is used to invoke the BIOS setup screen. There are a few cases when other keys are used, such as <F1>, <F2>, and so on.)

Each main BIOS menu option is described in this user's guide. The Main BIOS setup menu screen has two main frames. The left frame displays all the options that can be configured. "Grayed-out" options cannot be configured. Options in blue can be configured by the user. The right frame displays the key legend. Above the key legend is an area reserved for a text message. When an option is selected in the left frame, it is highlighted in white. Often a text message will accompany it.

(*Note: AMIBIOS has default text messages built in. Supermicro retains the option to include, omit, or change any of these text messages.)

The AMI BIOS setup/utility uses a key-based navigation system called hot keys. Most of the BIOS setup utility hot keys can be used at any time during the setup navigation process. These keys include <F1>, <F10>, <Enter>, <ESC>, <Arrow> keys, and so on.

(*Note: Options printed in ${\mbox{Bold}}$ are default settings.)

4-2 Main Setup

When you first enter the BIOS Setup Utility, you will enter the Main setup screen. You can always return to the Main setup screen by selecting the *Main* tab on the top of the screen. The Main BIOS Setup screen is shown below.

			BEOS SETUP U	TILITY		
fain	Advanced	PCIPAP	Security	Exit		
ANI DI OS BLIOS DA BLIOS I D	Version : ild Date ;		02.00.00 01/07/04 0HESH131		Sele defa by t	ct the corrent alt language used be HLUS:
System P	tenary :		019290			
Language	e flens		English	00501		
BSP I	formation					
System I System I	line Date		117:25:141 Uri 01/09	1/20040	++ 11 P1 F10 ESC	Select Screen Select Itan General Help Saor and Exit Exit
	v02.05 (C) Couur ight	1985-2003.	American M	eatres	ds Inc.

When you select the Main Setup, the following items will be automatically displayed:

AMI BIOS Version BIOS Built Date BIOS ID System Memory

Language Menu

This option allows you to set the default Language used by the BIOS. Select English (US) if you wants to use English as your default Language.

BSP Information

When you select this option, AMI BIOS will automatically display the status of each of the following items as shown in the screen below:

Number of Canatal : 2 83P Tager : Itanian 2		
ETP Eprend : 140099/2 BSP COULD : 0009600(FP30504) BSP L1 ONDE : 32500 BSP L2 ONDE : 25608 ETP L3 ONDE : 407668	+	ect Screen act Itam eral Help r and Exit t

Number of CPU(s) BSP Type BSP Speed BSP CPU1 ID BSP CPU2 ID BSP L1 Cache BSP L2 Cache BSP L3 Cache

System Time/System Date

Use this option to change the system time and date. Highlight *System Time* or *System Date* using the <Arrow> keys. Enter new values through the keyboard. Press the <Tab> key or the <Arrow> keys to move between fields. The date must be entered in DAY/MM/DD/YY format. The time is entered in HH:MM:SS format.(***Note:** The time is in 24-hour format. For example, 5:30 A.M. appears as 05:30:00, and 5:30P.M. as 17:30:00.)

4-3 Advanced BIOS Setup

The Advanced BIOS Setup screen and sub menus are listed below:



Setup Warning

When you first enter the Advanced Setup screen, the Setup Warning will be displayed. Please follow the instruction and set the correct value for each item to prevent the system from malfunctioning.

Super IO Configuration Sub Menu

onligure Winbond W52/NF/F	Serial Port(s)		
ierial Port2 Adiress ierial Port2 Adiress	CIPU/IRQ40 INFO/IRQ40		Select Screen
		11 11	Select Item Change Option General Help

Serial Port1 Address/Serial Port2 Address

This option specifies the base I/O port addresses and Interrupt Request addresses of Serial Port 1 and Serial Port2. Select "Disabled" to prevent the serial ports from accessing any system resources. When this option is set to *Disabled*, the serial ports physically becomes unavailable. The options are: "Enabled", and "Disabled."

The default setting for Serial Port1 is "**Enabled**". When "Enabled" is selected for Serial Port1, the address for Serial Port1 will be automatically set to **2F8/IRQ3**.

The default setting for Serial Port2 is "**Disabled**". When "Disabled" is selected for Serial Port2, Serial Port2 will physically become unavailable.

► IDE Configurations Sub Menu

The screen for the Primary IDE Master is shown below.

	BIOS SETUP UTILITY	and the second se
Advanced		
10E Configuration		While entering setup. HIDD auto detects the
Primary IDE Plate Primary IDE Slave Secondary IDE Slave Secondary IDE Slave nTh(PD) Detect Time Out Ges	: Burd Disk : But Tetected : Inter Claim : But Tetected : But Tetected on 151	devices. This displays the status of auto detection of IDE devices.
nfn(PI): 00Pin Cable Detectio	n Hust R Devicel	Select Screen Select Iten Select Iten Enter Go to Sab Screen P1 General Help F10 Save and Exit ESC Exit
+02-05-40 Copyright	t. 1985-2003. American Re	gatrends Inc.

When you select this Sub Menu, AMI BIOS automatically displays the status of the following items.

Device Vendor Size LBA Mode PIO Node Async DMA Ultra DMA S. M. A. R. T

Primary IDE Master/Slave, Secondary IDE Master/Slave Sub Menu

From the Advanced Setup screen, press <Enter> to access this sub menu for the primary and secondary IDE master and slave drives. Use this screen to select options for the Primary and Secondary IDE drives. Use the up and down <Arrow> keys to select an item. Use the <Plus> and <Minus> keys to change the value of the selected option.

Туре

Select the type of device connected to the system. The options are "Not Installed", "Auto", "CDROM" and "ARMD".

LBA/Large Mode

LBA (Logical Block Addressing) is a method of addressing data on a disk drive. In LBA mode, the maximum drive capacity is 137 GB. For drive capacities over 137 GB, your system must be equipped with 48-bit LBA mode addressing. If not, contact your manufacturer or install an ATA/133 IDE controller card that supports 48-bit LBA mode. The options are "Disabled" or "Auto".

Block (Multi-Sector Transfer)

Block mode boosts IDE drive performance by increasing the amount of data transferred. Only 512 bytes of data can be transferred per interrupt if block mode is not used. Block mode allows transfers of up to 64 KB per interrupt. Select "Disabled" to allow the data to be transferred from and to the device one sector at a time. Select "Auto" to allows the data transfer from and to the device occur multiple sectors at a time if the device supports it. The options are "Auto" and "Disabled".

PIO Mode

IDE PIO (Programmable I/O) mode programs timing cycles between the IDE drive and the programmable IDE controller. As the PIO mode increases, the cycle time decreases. The options are "Auto", "0", "1", "2", "3", and "4". Select Auto to allow the BIOS to auto detect the PIO mode. Use this value if the IDE disk drive support cannot be determined. Select 0 to allow the BIOS to use PIO mode 0. It has a data transfer rate of 3.3 MBs. Select 1 to allow the BIOS to use PIO mode 1. It has a data transfer rate of 5.2 MBs. Select 2 to allow the BIOS to use PIO mode 2. It has a data transfer rate of 8.3 MBs. Select 3 to allow the BIOS to use PIO mode 3. It has a data transfer rate of 11.1 MBs. Select 4 to allow the BIOS to use PIO mode 4. It has a data transfer rate of 16.6 MBs. This setting generally works with all hard disk drives manufactured after 1999. For other disk drives, such as IDE CD-ROM drives, check the specifications of the drive.

DMA Mode

Select Auto to allow the BIOS to auto detect the DMA mode. Use this value if the IDE disk drive support cannot be determined. Select SWDMA0 to allow the BIOS to use Single Word DMA mode 0. It has a data transfer rate of 2.1 MBs. Select SWDMA1 to allow the BIOS to use Single Word DMA mode 1. It has a data transfer rate of 4.2 MBs. Select SWDMA2 to allow the BIOS to use Single Word DMA mode 2. It has a data transfer rate of 8.3 MBs. Select MWDMA0 to allow the BIOS to use Multi Word DMA mode 0. It has a data transfer rate of 4.2 MBs. Select MWDMA1 to allow the BIOS to use Multi Word DMA mode 1. It has a data transfer rate of 13.3 MBs. Select MWDMA2 to allow the BIOS to use Multi-Word DMA mode 2. It has a data transfer rate of 16.6 MBs. Select UDMA0 to allow the BIOS to use Ultra DMA mode 0. It has a data transfer rate of 16.6 MBs. It has the same transfer rate as PIO mode 4 and Multi Word DMA mode 2. Select UDMA1 to allow the BIOS to use Ultra DMA mode 1. It has a data transfer rate of 25 MBs. Select UDMA2 to allow the BIOS to use Ultra DMA mode 2. It has a data transfer rate of 33.3 MBs. Select UDMA3 to allow the BIOS to use Ultra DMA mode 3. It has a data transfer rate of 66.6 MBs. Select UDMA4 to allow the BIOS to use Ultra DMA mode 4. It has a data transfer rate of 100 MBs. The Options are "Auto"."SWDMA0". "SWDMA1". "SWDMA2". "MWDMA0". "MWDMA1", "MWDMA2", "UDMA0", "UDMA1", "UDMA2", "UDMA3" and "UDMA4".

S.M.A.R.T.

Self-Monitoring Analysis and Reporting Technology (SMART) can help predict impending drive failures. Select "Auto" to allow BIOS to auto detect hard disk drive support. Select "Disabled" to prevent the BIOS from using the S.M.A.R.T. Select "Enabled" to allow the BIOS to use the S.M.A.R.T. to support hard drive disk. The options are "Disabled", "Enabled", and "Auto."

32Bit Data Transfer

Select "Enabled" to activate the function of 32-Bit data transfer. Select "Disabled" to deactivate the function. The options are "Enabled" and "Disabled".

ARMD Emulation Type

The feature allows the BIOS to set ARMD Emulation type. The options are:"Auto", "Floppy" and "Hard Disk."

ATA(PI) Detect Time Out

The feature allows AMI BIOS to set the time out value for detecting ATA(PI) devices . The options are: "0", **"5"**, "10", "15", "20", "25" and "30."

ATA(PI) 80Pin Cable Detection

This feature allows the BIOS to auto-detect 80Pin ATA(PI) Cable. The options are: "Host **& Device**", "Host" and "Device."

▶ Boot Settings Configuration

This item allows the user to configure the system's boot settings.



Quiet Boot

Set this value to allow the boot up screen options to be modified between POST messages or OEM logo. The default setting is Disabled. Select Disabled to allow the computer system to display the POST messages. Select Enabled to allow the computer system to display the OEM logo.

► Advanced System Health

This feature allows the BIOS to automatically display the status of the following items:

System Health Monitor		Set CPU Overheat
Humisette Concentere COUL Temperature COUL Temperature System Temperature	CAUPCI 1 62°C 2 60°C 3 30°C 1 1322 U 1 1322 U 1 1322 U 1 1500 U 1 3.258 U 1 3.306 U 2 5.667 U 1 1.890 U 1 1.890 U 1 1.299 U 1 2.548 U 1 2.99 U 2 5.548 U 1 2.99 U	** Select Screen ** Select Screen ** Select Iten ** Change Option P1 General Help P10 Save and Exit ESC Exit

System Health Monitor

AMIBIOS automatically monitors and displays the status of the following items:

CPU Overheat Temperature

This feature allows the user to set the temperature threshold. Once the CPU temperature reaches the threshold, the CPU Overheat Alarm will be set off to give warnings to the user.

CPUI Temperature/CPU2 Temperature (*for 2U systems)

System Temperature

System Fan Monitor

This feature allows the BIOS to automatically monitor and display the speeds of fans installed in the system.

▶ Peripheral Device Configuration

This feature allows the user to configure Peripheral Device settings

DIDS SETUP UTILITY		CONTRACTOR OF THE OWNER OWNER OF THE OWNER	
Advanced			
Peripheral Device Configuration		This question will allow to release the	
ECSIBPCE Slott Prequency Power Lost Control Watch Dog Timer	(Auto) (Last. State) (Disabled)	 allow to select the maximum PCI has speed to be programmed. Befault will always be set to MID where bus speed will be decided based on the capabilities of the device on that has. Select Screen ti Select Itom + Change Bylion PI Save and Exit 	
		+ Selet †1 Selet + Chan F1 Gener F10 Save E3C Exit	

SCSI & PCI Slot1 Frequency

This setting allows the user to set the maximum PCI bus speed for the slot specified. Options are "PCI 33MHz", "PCI 66MHz", "PCIX 66MHz", "PCIX 100MHz", "PCIX 133MHz" and "Auto." (*If set to "Auto", the maximum bus speed will be decided by the AMI BIOS based on the capability of the device of the bus.)

Power Loss Control

This setting allows you to choose how the system will react when power returns after an unexpected loss of power. Options are "Stay Off", "Power On" and "Last State."

Watch Dog Timer

This setting is used to enable or disabled the Watch Dog Timer function. It must be used in conjunction with the J31 jumper (see Chapter 2 for details). Options are "Enabled" and "**Disabled**."

(*Note: Watch Dog is for OEM use only. WD sets a timer and it will reset after the time specified expired. ACustom code must be written to stop this function if WD is set to "enabled" in the BIOS and via a jumper on board.)

► Remote Access Configuration

You can use this screen to select options for the Remote Access Configuration. Use the up and down <Arrow> keys to select an item. Use the <Plus> and <Minus> keys to change the value of the selected option.

Configure Remote Access type and parameters	Select renote	
lenote Access Disabled	account upper	
	 ↔ Select Screen 11 Select Iten ↔ Change Dation F1 General Help F10 Save and Exit ESC Exit 	

Remote Access

This feature allows the user to enable or disable the function of Remote Access. If :Disabled" is not select, then you can select a Remote Access type. The options are "Enable" or "**Disabled**".

Serial Port Number

Select the serial port you want to use for console redirection. You can set the value for this option to either "COM1" or "COM2".

Serial Port Mode

Select the baud rate you want the serial port to use for console redirection. Select "115200 8,n,1" to select 115200 as the baud rate (transmitted bits per second) of the serial port. Select "57600 8,n,1" to set 57600 as the baud rate (transmitted bits per second) of the serial port. Select "19200 8,n,1" to set 19200 as the baud rate (transmitted bits per second) of the serial port. The default setting is "**115200 8,n,1**".

Flow Control

Select the flow control for console redirection. You can set the value for this option to one of the following: "None", "RTS/CTS" or "XOn/XOff".

Terminal Type

Select the Terminal Type for console redirection. You can set the value for this option to one of the following: "**ANSI**", "VT100", "VT100 Plus" or "VT-UTF8".

*Note: To use the function of Console redirection, Please check the following requirements:

a. Null Modem Cable - Connect the Remote System and the Host System (the i2DML motherboard).

b. On the Host System set the BIOS option

CMOS Setup -> Advanced -> Remote Access Configuration Remote

Set the item: "Remote Access" to "Serial"

Set the item: "Serial Port Number" to COM1 or COM2 used as connection

Set the item: "Serial Port Mode" to the one that matches to the Remote System:

"115200 8, n, 1", "57600 8, n, 1", "19200 8, n, 1", or "9600 8, n, 1".

c. On the Remote System (Windows NT 4.0, Windows 98, Windows 95, Windows 2000)

Start -> Programs ->Accesories -> Communications -> HyperTerminal

Set the following parameters:

Connect using -> Direct to COM port (Select the Com port)

Bits Per Second -> Match to BIOS setting on the Host System

Data bits -> 8

Parity -> n

Stop bits -> 1

Flow Control -> Hardware

Please also be aware the following options, if necessary:

"Function, Arrow, and Ctrl Keys" together will function as-> Terminal Keys

"Backspace keys" functions as -> "Ctrl-H"

For "Emulation" -> select the item "ANSI"

For "Telnet Terminal ID" -> use "ANSI"

d. Because the Function key has been redefined by Hyper Terminal, you cannot use the Del key to get into the CMOS setup screen. But another Key: <F4> will bring you into the CMOS screen when memory is counting.

► USB Configuration

This feature allows the user to configure USB settings



USB Function

Select "Enabled" to enable the USB Host Controller. The options are "Disabled", and "**Enabled**."

Legacy USB Support

Select "Enabled" to enable the support for USB Legacy. The options are "Disabled", "Enabled" and "Auto".

4-4 PCI/PnP Configuration

This feature allows the user to set PCI/PnP configurations:

1000	Description	SALP-P	HUS SETUP I	Exit		
	novences	Kenta	decentral.	LAIN		
	Inclusion Talance		1641			
il locate	TRQ to PCI Destinator	UGA	IVen1 Disabled1			
CE SLOT	1 101		Endled			
						Select Screen
					14	Select Itam Change Option
					FI	General Help
					F10	Save and Drift

PCI Latency Timer

This option sets the latency of all PCI devices on the PCI bus. The default setting is "64." Select "32" to set the PCI latency to 32 PCI clock cycles. Select "64" to set the PCI latency to 64 PCI clock cycles. Select "96" to set the PCI latency to 96 PCI clock cycles. Select "128" to set the PCI latency to 128 PCI clock cycles. Select "160" to set the PCI latency to 160 PCI clock cycles. Select "192" to set the PCI latency to 192 PCI clock cycles. Select "224" to set the PCI latency to 224 PCI clock cycles. Select "248" to set the PCI latency to 248 PCI clock cycles.

Allocate IRQ to PCI VGA

Set this value to allow or restrict the system from giving the VGA adapter card an interrupt address. The options are "Yes" and "No".

PCI IDE BusMaster

Set this value to allow or prevent the use of PCI IDE busmastering. Select "Enabled" to allow the BIOS to use PCI busmaster for reading and writing to IDE drives. The options are "**Disabled**" and "Enabled".

PCI Slot1 ROM

Select "Enabled" to enable the function of PCI Slot1 Option ROM. The options are "Disabled" and "Enabled".

Hardware Health Monitoring

H/W Health Function

Select "Enabled" to enable the function of Hardware Health Monitoring Device. The Options are "**Enabled**" and "Disabled".

Overheat Temperature Trips

The feature allows the user to set the CPU temperature threshold. The options range from "65°C" to "90°C. The default setting is $78^{\circ}C$ ".

4-5 Security Settings

AMI BIOS provides a Supervisor and a User password. If you use both passwords, the Supervisor password must be set first.

Nain Advanced PCIPoP	Becurity Exit	
Supervisor Passated : Over Passated :	Not Installed Not Installed	Install or Change the parameter
Change Supervisor Fassaurd Change User Passaurd Clear User Passaurd		
		++ Select Screen 14 Select Iten Enter Chuse

Change Supervisor Password

Select this option and press <Enter> to access the sub menu, and then, type in the password.

Change User Password

Select this option and press <Enter> to access the sub menu, and then, type in the password.

Clear User Password

Select this option and press <Enter> to access the sub menu. You can use the sub menu to clear the user password.

4-6 Exit Options

Select the Exit tab from the BIOS Setup Utility screen to enter the Exit BIOS Setup screen.



Exit Saving Changes

When you have completed the system configuration changes, select this option to leave BIOS Setup and reboot the computer, so the new system configuration parameters can take effect. Select Save Changes and Exit from the Exit menu and press <Enter>.

Exit Discarding Changes

Select this option to quit BIOS Setup without making any permanent changes to the system configuration and reboot the computer. Select Discard Changes and Exit from the Exit menu and press <Enter>.

Load Optimal Defaults

To set this feature, select Load Optimal Defaults from the Exit menu and press <Enter>. Then, Select "OK" to allow BIOS to automatically load Optimal Defaults to BIOS Settings. The Optimal settings are designed for maximum system performance, but may not work best for all computer applications.

Load Fail-Safe Defaults

To set this feature, select Load Fail-Safe Defaults from the Exit menu and press <Enter>. The Fail-Safe settings are designed for maximum system stability, but not maximum performance.

Discarding Changes

Select this option and press <Enter> to discard all the changes and return to the BIOS Utility Program.

Notes
Chapter 5

Software Drivers and the Operating System Installation

After all the hardware has been installed, you need to install the operating system, and other software drivers. The necessary drivers are all included on the Supermicro CDs that came packaged with your motherboard.

5-1 Introduction to the EFI Platform

The EFI (Extensible Firmware Interface) Platform is a new firmware architecture that provides interface between the operating system and the computer firmware (BIOS). It abstracts system data specified in the system BIOS and translates it into an object-oriented language that can be easily accessed by the OS. It provides a rich environment for system pre-installation. EFI initializes chipset, buses, drivers, and locates OS loaders. Once the EFI Firmware boots up the system, it hands over the system operation to the OS. When running in the background in the OS environment, EFI still provides the system with simple runtime services such as monitoring firmware settings and system reset. Due to the inter-operability between the OS and the system BIOS, EFI optimizes the performance of the 64-bit Itanium2 systems.



5-2 Flash the AMI BIOS:

1. Obtain a USB Pen, or a USB storage device (2.0 recommended).

2. From our web site, download the following two files into the USB pen or device: [amiflash.efi], and [bios.rom] (*The link to the files is: www.supermicro.com)

3. Connect the USB device to one of the USB ports (*See Page 1-4 for USB port locations.)

4. Boot up the system with the USB pen connected to a USB port. The system will boot to the "EFI Boot Manager". Highlight the "EFI Shell [Built-in]" and press <Enter> to select it.

Boot to EFI Boot Manager

EFI Boot Manager ver 1.18 [14.61] Please select a boot option Acp1(7478684,8) Acpi(PMP8083.8)/Pci(1F11)/Ata(Secondary,Master) VenHu(Unknown Device:88)/HD(Part1,SigHDEBF4E8-9478-81C1-5878-9E5 EFI Shell (Built-in) Hindows Server 2003, Enterprise CORON Boot option maintenance manu lise 1 and 4 to change option(s). Use Enter to select an option

5. Once the "EFI shell (Built-in)" is selected, you enter the "EFI Shell". In the "EFI Shell," locate the USB device (for example fs0 or fs1...)



6. At the Shell command prompt, type: Shell> fsX: (*X: is the number of sector which your USB pen is located at.)

(*This command will change the directory from [Shell] to [fsX])

11/18/83	181454	115,736	randriver.efi
11/18/83	11:25a (MBD	2,848	driver
18/15/03	11:564	73,720	aniflash.efi
11/14/83	18:18+	15.201	LUDICI . DIT
81/83/82	H51480 (\$185	2,848	INTELGE
11/13/83	HS HER COTED	4,896	ialit-lines
11/17/03	82:55#	384	streen.txt
04/14/83	83:86#	115,200	randisk.efi
81/81/82	11:279 (\$18)	2,848	result_2070
11/15/93	18:14a (\$18)	2,848	CINT2000 Result Supermicro 12008362 (te
sted by Sep	ermicro)_files		
11/15/03	18:15a (\$18)	2,848	CFP2000 Result Supervices 12048052 (tes
ted by Supe	raicre)_files		
11/15/83	831284	23,594	CINT2000 Result Supermicro 12008362 (te
sted by Sep	ernicro).htm		
11/15/03	10:15a	25,443	CFP2000 Result Supermicro 12048002 (tes
ted by Supe	reicrol.hte		
11/14/83	11:48e	6,291,456	ani64.ron
11/17/83	82 (58p	513.944	hel.tgz
11/17/83	82:53p	76,207	bonsin++-1.83s.tgz
18	File(s) 7,252	.973 bytes	
6	Dir(s)		
fulino			

7. When the fsx directory appears, type in the file name at the prompt. fsx:\ amiflash ami64.rom

(eg: for the example shown above, at the prompt, type fs0:\> amiflash ami64.rom and press <Enter> as shown below:

81/83/82	45140p (1	2,010	INTELGA
11/13/03	BS (ROp CI	180 4,896	ia64-11mm
11/17/03	42:55p	384	strean.txt
84/14/83	83:06	115,288	randisk.efi
81/01/82	11:27p d	2,040	result_2CPU
11/15/83	10:14. (2.048	CINT2000 Result Saperwicro 12040002 (te
sted by Sap	ernicre) (ites	
11/15/03	18:15e CI	2,641	CFP2000 Result Supermicro 12008062 (tes
ted by Supe	reicro]_fi	lles .	
11/15/83	89 (28a	23,594	CINT2000 Neurit Sapermicro 120MBBG2 (ta
sted by Sup	ernicre).	ite	
11/15/83	18:15#	25,443	CFP2800 Result Supermicro 1204R8C2 (tes
ted by Supe	raicro).ht		
11/14/83	11:484	6,291,456	eni64.ron
11/17/83	82:58p	513,944	hpi.tgz
11/17/83	82 (53)	76,287	bosnie++-1.83a.tgz
18	File(s) Dir(s)	7,252,573 bytes	
fs1:0) wif American Me Copyright (lash ami64 gatrends (C) America	R) Aniflash utility n Megatrends Inc. 1	. Version 1.62-SW. 985-2982. All rights reserved.
Roading B10	S inage fi	ile	

Then, the system will start loading the BIOS Image file.

After the B	IOS Imag	ge file is lo	baded,	the following screen will appear:
11/17/43	821559		304	strean.txt
84/14/93	03:06y		115,288	randisk.efi
#1/#1/#2	11 279	DERX	2,848	resalt_2CPU
11/15/83	18:14a 0	DIR5	2,848	CINT2000 Result Supernicro 12008062 (te
sted by Sep	ernicro)_	files		The state of the second state of the second state of the
11/15/83	18:15a C	DIRS	2,848	CF72888 Result Supermicro 12DMR8G2 (tes
ted by Supe	reitro)_f	ites		
11/15/83	89:28a		23.594	CINT2000 Result Supermicro 12000052 (te
sted by Sep	ernicrol.	htm		
11/15/83	18 (15a		25,443	CFP2000 Result Sepermicro 120003G2 (tes
ted by Supe	enicro).h	ta		Contraction of the second s
11/14/83	11:48a	6	,291,455	ani64.run
11/17/03	82:589		513,944	hpl.tgz
11/17/83	82:539		76,287	bonnie++-1.83e.tgz
18	File(s)	7,252,973	bytes	
6	Dir(s)			
falis) anif	lash anif-	4		
Danrigan No.	matronds	(1) Belflas	a attitut	Harrison 1 62-59
Course light (C) ineric	an Henry Lower		1905-2002 Bill rights reserved
Cold and a start of the				1303 LOOL. HTT FIGHTS FRAMEWER.
Reading \$10	5 inage f	ile. done		
Unlidation	BEOS LINAS	e dune (88	ANAHERE	CARADA TARADA REARADARTTERARDA SARADA I
Reset NURIN	to defan	It values?	(u/n):	

8. When asked "Reset NVRAM to default value? (y/n), type "y" at the prompt, if you want to reset all default values after flashing the BIOS.(*y: This will reset your NVRAM which typically resets your boot options in EFI to manufacturer defaults. If you previously added options to boot from CDROM or Windows, these will disappear after NVRAM is reset, and in this case you will have to re-add the options. n: This will leave NVRAM alone, thus, your boot options will still remain the same as before BIOS flashed.) Type "n" at the prompt if you want to keep the default values after BIOS flashing as shown in the screen above.

9. When asked "Proceed with flash update? (y/n), type "y" at the prompt to update the BIOS. Type "n" at the prompt if you do not want to update the BIOS. If you type "y", the system will automatically update the BIOS file.

10. After BIOS is updated, you will be asked "Reset CMOS to default values (will be done during the next boot?) y/n? as shown in the screen below. (*y: if you want to reset BIOS to manufacturer's default settings during the next boot, or n: if you only want to update BIOS without resetting it to manufacturer's default settings.)

(*Please note that this reset will not affect EFI boot options.)

11. Then, you will be asked "Reset the system? y/n? Type "y" at the prompt if you want to automatically reboot the system.

5-3 Adding the "CDROM" boot option in the EFI:

- 1. Power on the system and go into the "EFI Boot Manager"
- 2. Select "Boot Option Maintenance Menu."
- 3. Select "Add a Boot Option."

4. Select "Removable Media Boot [Acpi(PNP0A03,0)/Pci(1F|1)/ ATA(Secondary,Master)]".

(* Please note: if your CDROM drive is connected to the primary IDE connector, you must choose it accordingly.)

5. Enter a new description such as "CDROM".

6. When asked: "Enter Boot Option Data", type [A-Ascii U-Unicode N-No boot Option]:". Then, press <Enter>.

7. When asked: "Enter bootOption Data, type [Data will be stored as Unicode string:]". Then, press <Enter>.

8. When asked: "Save changes to NVRAM [Y-Yes N-No]:", press Y.

9. Select "Exit" option to exit the "Add Boot option menu".

10.Select the "Exit" option to exit the "Boot Maintenance Menu".

11.Once you're back to the EFI Boot Manager, you now can select the CDROM boot option to boot from the OS installation CD.

5-4 Accessing the LSI Logic Utility and building RAID 1

5.4.1 Some common concerns

1) When the onboard SCSI controller does not detect hard drives, make sure that the onboard SCSI is enabled through jumper JA1, and that the SCSI NVRAM is updated.

To update the SCSI NVRAM, please do the following:

a. Download the following three files: nvdata.dat, nvdata.efi, and nvdata.sav into a USB pen.

b. Go to the EFI Shell and locate the USB pen.

c. At the prompt, type:

fs1:\> nvdata nvdata.dat

2) If the hard drives are detected by the SCSI controller, but the system is slow in following the user's command inside the LSI Logic utility environment, please send the motherboard back to Supermicro's RMA Department to have the onboard NVRAM cleaned up because the problem is caused by un-cleaned soldering.

3) It is absolutely normal for the SCSI controller to take a while to detect the Hard drives since the firmware of the hard drives is built inside the EFI environment.

4) It may take a while to build the RAID array, but the user does not have to wait for it to complete before he/she can start loading the OS. To load the OS, you need to exit the SCSI utility or reset the system, and then, proceed with the OS installation while the RAID1 Array is being Built in the background.

5) Please note that only RAID-1 is supported by the current version of SCSI controller. No other RAID array is supported.

6) To building RAID 1 Array, please make sure that the drives are configured in the same channel. The User will not be able to build RAID if the drives are connected to two different channels.

5.4.2 Creating RAID Arrays

(*Please note that this is only a brief instruction to show the user how to build RAID 1 in the LSI Logic Utility. For detailed information, please refer to LSI Logic's Documentation.)

Creating RAID 1 Array:

1) Choose "EFI Shell [Built-in]" in EFI Boot Manager

2) Find out the ID number of the onboard controller's driver and record the number of [drv]. (*This step is absolutely needed if you have one or more LSI Logic controllers in the same system.)

Shell> drvcfg

3) Go to the LSI Logic Utility

Shell> drvcfg -s xx (*Note: xx=[drv] number)

4) Once you're inside the LSI Logic MPT SCSI Setup Utility, highlight the channel in which the drives are connected to, and which you want to build RAID-1 in and hit the <Enter> Key. Make sure that the LSI controller is enabled in both channels.

00: channel A (A high density connector located on the back of the board)

01: channel B (the on-board LVD connector)

5) You will see a list of items that are available. (Items in lighter color are the ones that can be accessed by the user.)

(*Notes:

The item-<u>Device Properties</u> displays the status of drives speed, controller and SAF-TE if present.

The item- $\underline{\mathsf{RAID}\ \mathsf{Properties}}$ shows the location where you should enter to build $\mathsf{RAID.})$

6) Highlight "RAID Properties" and hit the <Enter> key.

7) Under the "Array disk?" column, *change "No" to "Yes" by using "+" or "-" key followed by <Enter>* to select the drives to be configured for RAID-1. (*Remember you have to do this step twice to configure both drives)

8) Once you've configured RAID 1, make sure to save the configuration and then, exit. Now you can reset the system and start the OS installation .

Appendix A

BIOS Error Beep Codes and Common Debug Codes

During the POST (Power-On Self-Test) routines, which are performed each time the system is powered on, errors may occur.

Non-fatal errors are those which, in most cases, allow the system to continue the boot-up process. The error messages normally appear on the screen.

Fatal errors are those which will not allow the system to continue the boot-up procedure. If a fatal error occurs, you should consult with your system manufacturer for possible repairs.

These fatal errors are usually communicated through a series of audible beeps. The numbers on the fatal error list, on the following page, correspond to the number of beeps for the corresponding error. All errors listed, with the exception of Beep Code 8, are fatal errors.

POST codes may be read on the debug LEDs located beside the LAN port on the motherboard backplane. See the description of the Debug LEDs (LED1 and LED2) in Section 2-6.

A-1 IA-32 Error Beep Codes

Beep Code	Error Message	Description
1 beep	Refresh	Circuits have been reset. (Ready to power up.)
5 short, 1 long	Memory error	No memory detected in system
8 beeps	Display memory read/write error	Video adapter missing or with faulty memory

A-2 IA-64 Common Debug Codes

Common Debug Codes for the IA-64 systems are listed below:

Checkpoints		Code Description
DS4	DS3	
On	On:	SNC found and start memory sizing
On	Off:	Initial system memory and SIOH
Off	On:	Valid memory and SIOH found
Off	Off:	ICH4 found

*Note: The Debug Codes LEDs (-DS3, DS4) are located next to the IDE2 Connector. Please refer to the Motherboard layout on Page 1-4 (Chapter 1) for DS3, DS4 locations.

Appendix B BIOS POST Checkpoint Codes

When AMIBIOS performs the Power On Self Test, it writes checkpoint codes to I/O port 0080h. If the computer cannot complete the boot process, diagnostic equipment can be attached to the computer to read I/O port 0080h.

Checkpoint Code Description

D0h	The NMI is disabled. Power on delay is starting. Next, the initialization code checksum will be verified.
D1h	Initializing the DMA controller, performing the keyboard controller BAT test, starting memory refresh, and entering 4 GB flat mode next.
D3h	Starting memory sizing next.
D4h	Returning to real mode. Executing any OEM patches and setting the
	Stack next.
D5h	Passing control to the uncompressed code in shadow RAM at
	${\tt E000:0000h}. \ {\tt The\ initialization\ code\ is\ copied\ to\ segment\ 0\ and\ control}$
	will be transferred to segment 0.
D6h	Control is in segment 0. Next, checking if <ctrl> <home> was pressed</home></ctrl>
	and verifying the system BIOS checksum. If either <ctrl> <home></home></ctrl>
	was pressed or the system BIOS checksum is bad, next will go to
	checkpoint code E0h. Otherwise, going to checkpoint code D7h.

Checkpoint	Code Description
03h	The NMI is disabled. Next, checking for a soft reset or a power on
	condition.
05h	The BIOS stack has been built. Next, disabling cache memory.
06h	Uncompressing the POST code next.
07h	Next, initializing the CPU and the CPU data area.
08h	The CMOS checksum calculation is done next.
0Ah	The CMOS checksum calculation is done. Initializing the CMOS status register for date and time next
0Bh	The CMOS status register is initialized. Next, performing any required
	initialization before the keyboard BAT command is issued.
0Ch	The keyboard controller input buffer is free. Next, issuing the BAT command to the keyboard controller.
0Eh	The keyboard controller BAT command result has been verified.
	Next, performing any necessary initialization after the keyboard controller BAT command test.
0Fh	The initialization after the keyboard controller BAT command test is
	done. The keyboard command byte is written next.
10h	The keyboard controller command byte is written. Next, issuing the
	Pin 23 and 24 blocking and unblocking command.
11h	Next, checking if <end <ins="" or=""> keys were pressed during power on.</end>
	Initializing CMOS RAM if the Initialize CMOS RAM in every boot
	AMIBIOS POST option was set in AMIBCP or the <end> key was</end>
	pressed.
12h	Next, disabling DMA controllers 1 and 2 and interrupt controllers 1 and
	2.
13h	The video display has been disabled. Port B has been initialized. Next, initializing the chipset.
14h	The 8254 timer test will begin next.
19h	The 8254 timer test is over. Starting the memory refresh test next.
1Ah	The memory refresh line is toggling. Checking the 15 second on/off
	time next.
2Bh	Passing control to the video ROM to perform any required configu-
	ration before the video ROM test.
2Ch	All necessary processing before passing control to the video ROM
	is done. Looking for the video ROM next and passing control to it.
2Dh	The video ROM has returned control to BIOS POST. Performing any
	required processing after the video ROM had control.
23h	Reading the 8042 input port and disabling the MEGAKEY Green
	PC feature next. Making the BIOS code segment writable and
	performing any necessary configuration before initializing the
	interrupt vectors.

 24h The configuration required before interrupt vector initialization has completed. Interrupt vector initialization is about to begin. 25h Interrupt vector initialization is done. Clearing the password if the POST DIAG switch is on. 27h Any initialization before setting video mode will be done next. 28h Initialization before setting the video mode is complete. Configuring the monochrome mode and color mode settings next. 2Ah Bus initialization system, static, output devices will be done next, if present. See the last page for additional information. 2Eh Completed post-video ROM test processing. If the EGA/VGA controller is not found, performing the display memory read/write test next. 2Fh The EGA/VGA controller was not found. The display memory read/write test is about to begin. 30h The display memory read/write test or retrace checking failed. Performing the alternate display memory read/write test next. 31h The display memory read/write test or retrace checking failed. Performing the alternate display memory read/write test next. 32h The alternate display memory read/write test passed. Looking for alternate display retrace checking next. 34h Video display checking is over. Setting the display mode next. 37h The display mole is set. Displaying the power on message next. 38h Initializing the bus input, IPL, general devices next, if present. See the last page of this chapter for additional information. 39h Displaying bus initialization error messages. See the last page of this chapter for additional information.
has completed. Interrupt vector initialization is about to begin.25hInterrupt vector initialization is done. Clearing the password if the POST DIAG switch is on.27hAny initialization before setting video mode will be done next.28hInitialization before setting the video mode is complete. Configuring the monochrome mode and color mode settings next.2AhBus initialization system, static, output devices will be done next, if present. See the last page for additional information.2EhCompleted post-video ROM test processing. If the EGA/VGA controller is not found, performing the display memory read/write test next.2FhThe EGA/VGA controller was not found. The display memory read/ write test is about to begin.30hThe display memory read/write test passed. Look for retrace checking next.31hThe display memory read/write test or retrace checking failed. Performing the alternate display memory read/write test next.32hThe alternate display memory read/write test passed. Looking for alternate display retrace checking next.34hVideo display checking is over. Setting the display mode next.37hThe display mode is set. Displaying the power on message next.38hInitializing the bus input, IPL, general devices next, if present. See the last page of this chapter for additional information.39hDisplaying bus initialization error messages. See the last page of this chapter for additional information.39hDisplaying bus initialization error messages. See the last page of this chapter for additional information.39hDisplaying bus initialization error messages. See the last page of this<
 25h Interrupt vector initialization is done. Clearing the password if the POST DIAG switch is on. 27h Any initialization before setting video mode will be done next. 28h Initialization before setting the video mode is complete. Configuring the monochrome mode and color mode settings next. 2Ah Bus initialization system, static, output devices will be done next, if present. See the last page for additional information. 2Eh Completed post-video ROM test processing. If the EGA/VGA controller is not found, performing the display memory read/write test next. 2Fh The EGA/VGA controller was not found. The display memory read/write test is about to begin. 30h The display memory read/write test passed. Look for retrace checking next. 31h The display memory read/write test or retrace checking failed. Performing the alternate display memory read/write test passed. Looking for alternate display retrace checking next. 34h Video display checking is over. Setting the display mode next. 37h The display mode is set. Displaying the power on message next. 38h Initializing the bus input, IPL, general devices next, if present. See the last page of this chapter for additional information. 39h Displaying bus initialization error messages. See the last page of this chapter for additional information. 38h The <i>Hit </i> message next.
POST DIAG switch is on.27hAny initialization before setting video mode will be done next.28hInitialization before setting the video mode is complete. Configuring the monochrome mode and color mode settings next.2AhBus initialization system, static, output devices will be done next, if present. See the last page for additional information.2EhCompleted post-video ROM test processing. If the EGA/VGA controller is not found, performing the display memory read/write test next.2FhThe EGA/VGA controller was not found. The display memory read/ write test is about to begin.30hThe display memory read/write test or retrace checking next.31hThe display memory read/write test or retrace checking failed. Performing the alternate display memory read/write test passed. Look for retrace checking next.32hThe alternate display memory read/write test passed. Looking for alternate display retrace checking next.34hVideo display checking is over. Setting the display mode next.37hThe display mode is set. Displaying the power on message next.38hInitializing the bus input, IPL, general devices next, if present. See the last page of this chapter for additional information.39hDisplaying bus initialization error messages. See the last page of this chapter for additional information.3AhThe new cursor position has been read and saved. Displaying the <i>Hit </i> message next.
 Any initialization before setting video mode will be done next. Initialization before setting the video mode is complete. Configuring the monochrome mode and color mode settings next. Bus initialization system, static, output devices will be done next, if present. See the last page for additional information. Completed post-video ROM test processing. If the EGA/VGA controller is not found, performing the display memory read/write test next. The EGA/VGA controller was not found. The display memory read/ write test is about to begin. The display memory read/write test or retrace checking next. The display memory read/write test or retrace checking failed. Performing the alternate display memory read/write test passed. Look for retrace checking next. The alternate display memory read/write test passed. Looking for alternate display retrace checking next. The display mode is set. Displaying the display mode next. The display mode is set. Displaying the power on message next. Initializing the bus input, IPL, general devices next, if present. See the last page of this chapter for additional information. Displaying bus initialization error messages. See the last page of this chapter for additional information. The new cursor position has been read and saved. Displaying the <i>Hit </i> message is displayed. The protected mode memory
 28h Initialization before setting the video mode is complete. Configuring the monochrome mode and color mode settings next. 2Ah Bus initialization system, static, output devices will be done next, if present. See the last page for additional information. 2Eh Completed post-video ROM test processing. If the EGA/VGA controller is not found, performing the display memory read/write test next. 2Fh The EGA/VGA controller was not found. The display memory read/write test is about to begin. 30h The display memory read/write test passed. Look for retrace checking next. 31h The display memory read/write test or retrace checking failed. Performing the alternate display memory read/write test passed. Looking for alternate display retrace checking next. 34h Video display checking is over. Setting the display mode next. 37h The display mode is set. Displaying the power on message next. 38h Initializing the bus input, IPL, general devices next, if present. See the last page of this chapter for additional information. 39h Displaying bus initialization error messages. See the last page of this chapter for additional information. 34h The new cursor position has been read and saved. Displaying the <i>Hit </i> message next.
the monochrome mode and color mode settings next.2AhBus initialization system, static, output devices will be done next, if present. See the last page for additional information.2EhCompleted post-video ROM test processing. If the EGA/VGA controller is not found, performing the display memory read/write test next.2FhThe EGA/VGA controller was not found. The display memory read/ write test is about to begin.30hThe display memory read/write test passed. Look for retrace checking next.31hThe display memory read/write test or retrace checking failed. Performing the alternate display memory read/write test passed. Looking for alternate display retrace checking next.34hVideo display checking is over. Setting the display mode next.37hThe display mode is set. Displaying the power on message next.38hInitializing the bus input, IPL, general devices next, if present. See the last page of this chapter for additional information.39hDisplaying bus initialization error messages. See the last page of this chapter for additional information.3AhThe new cursor position has been read and saved. Displaying the <i>Hit </i> message next.
 Bus initialization system, static, output devices will be done next, if present. See the last page for additional information. Completed post-video ROM test processing. If the EGA/VGA controller is not found, performing the display memory read/write test next. The EGA/VGA controller was not found. The display memory read/ write test is about to begin. The display memory read/write test passed. Look for retrace checking next. The display memory read/write test or retrace checking failed. Performing the alternate display memory read/write test passed. Looking for alternate display retrace checking next. The alternate display memory read/write test passed. Looking for alternate display retrace checking next. The display mode is set. Displaying the display mode next. The display mode is set. Displaying the power on message next. Initializing the bus input, IPL, general devices next, if present. See the last page of this chapter for additional information. Displaying bus initialization error messages. See the last page of this chapter for additional information. The new cursor position has been read and saved. Displaying the <i>Hit </i> message is displayed. The protected mode memory
2Ehpresent. See the last page for additional information.2EhCompleted post-video ROM test processing. If the EGA/VGA controller is not found, performing the display memory read/write test next.2FhThe EGA/VGA controller was not found. The display memory read/ write test is about to begin.30hThe display memory read/write test passed. Look for retrace checking next.31hThe display memory read/write test or retrace checking failed. Performing the alternate display memory read/write test passed. Looking for alternate display netrace checking next.34hVideo display checking is over. Setting the display mode next.37hThe display mode is set. Displaying the power on message next.38hInitializing the bus input, IPL, general devices next, if present. See the last page of this chapter for additional information.39hDisplaying bus initialization error messages. See the last page of this chapter for additional information.3AhThe new cursor position has been read and saved. Displaying the <i>Hit </i> message next.3BhThe <i>Hit </i> message is displayed. The protected mode memory
 2Eh Completed post-video ROM test processing. If the EGA/VGA controller is not found, performing the display memory read/write test next. 2Fh The EGA/VGA controller was not found. The display memory read/write test is about to begin. 30h The display memory read/write test passed. Look for retrace checking next. 31h The display memory read/write test or retrace checking failed. Performing the alternate display memory read/write test passed. Looking for alternate display nemory read/write test passed. Looking for alternate display nemory read/write test passed. Looking for alternate display nemory read/write test passed. Looking for alternate display memory read/write test passed. Looking for alternate display netrace checking next. 34h Video display checking is over. Setting the display mode next. 37h The display mode is set. Displaying the power on message next. 38h Initializing the bus input, IPL, general devices next, if present. See the last page of this chapter for additional information. 39h Displaying bus initialization error messages. See the last page of this chapter for additional information. 3Ah The new cursor position has been read and saved. Displaying the <i>Hit </i> message next. 3Bh The <i>Hit </i> message is displayed. The protected mode memory
controller is not found, performing the display memory read/write test next.2FhThe EGA/VGA controller was not found. The display memory read/ write test is about to begin.30hThe display memory read/write test passed. Look for retrace checking next.31hThe display memory read/write test or retrace checking failed. Performing the alternate display memory read/write test passed. Looking for alternate display retrace checking next.34hVideo display checking is over. Setting the display mode next.37hThe display mode is set. Displaying the power on message next.38hInitializing the bus input, IPL, general devices next, if present. See the last page of this chapter for additional information.39hDisplaying bus initialization error messages. See the last page of this chapter for additional information.3AhThe new cursor position has been read and saved. Displaying the <i>Hit </i> message next.3BhThe <i>Hit </i> message is displayed. The protected mode memory
test next.2FhThe EGA/VGA controller was not found. The display memory read/ write test is about to begin.30hThe display memory read/write test passed. Look for retrace checking next.31hThe display memory read/write test or retrace checking failed. Performing the alternate display memory read/write test passed. Looking for alternate display memory read/write test passed. Looking for alternate display memory read/write test passed. Looking for alternate display nemory read/write test passed. Looking for alternate display retrace checking next.34hVideo display checking is over. Setting the display mode next.37hThe display mode is set. Displaying the power on message next.38hInitializing the bus input, IPL, general devices next, if present. See the last page of this chapter for additional information.39hDisplaying bus initialization error messages. See the last page of this chapter for additional information.3AhThe new cursor position has been read and saved. Displaying the <i>Hit </i> message next.3BhThe <i>Hit </i> message is displayed. The protected mode memory
 2Fh The EGA/VGA controller was not found. The display memory read/ write test is about to begin. 30h The display memory read/write test passed. Look for retrace checking next. 31h The display memory read/write test or retrace checking failed. Performing the alternate display memory read/write test next. 32h The alternate display memory read/write test passed. Looking for alternate display retrace checking next. 34h Video display checking is over. Setting the display mode next. 37h The display mode is set. Displaying the power on message next. 38h Initializing the bus input, IPL, general devices next, if present. See the last page of this chapter for additional information. 39h Displaying bus initialization error messages. See the last page of this chapter for additional information. 3Ah The new cursor position has been read and saved. Displaying the <i>Hit </i> message next. 3Bh The <i>Hit </i> message is displayed. The protected mode memory
 write test is about to begin. The display memory read/write test passed. Look for retrace checking next. The display memory read/write test or retrace checking failed. Performing the alternate display memory read/write test next. The alternate display memory read/write test passed. Looking for alternate display retrace checking next. Video display checking is over. Setting the display mode next. The display mode is set. Displaying the power on message next. Initializing the bus input, IPL, general devices next, if present. See the last page of this chapter for additional information. Displaying bus initialization error messages. See the last page of this chapter for additional information. The new cursor position has been read and saved. Displaying the <i>Hit </i> message next. The <i>Hit </i> message is displayed. The protected mode memory
 30h The display memory read/write test passed. Look for retrace checking next. 31h The display memory read/write test or retrace checking failed. Performing the alternate display memory read/write test next. 32h The alternate display memory read/write test passed. Looking for alternate display retrace checking next. 34h Video display checking is over. Setting the display mode next. 37h The display mode is set. Displaying the power on message next. 38h Initializing the bus input, IPL, general devices next, if present. See the last page of this chapter for additional information. 39h Displaying bus initialization error messages. See the last page of this chapter for additional. 3Ah The new cursor position has been read and saved. Displaying the <i>Hit </i> message next. 3Bh The <i>Hit </i> message is displayed. The protected mode memory
checking next.31hThe display memory read/write test or retrace checking failed. Performing the alternate display memory read/write test next.32hThe alternate display memory read/write test passed. Looking for alternate display retrace checking next.34hVideo display checking is over. Setting the display mode next.37hThe display mode is set. Displaying the power on message next.38hInitializing the bus input, IPL, general devices next, if present. See the last page of this chapter for additional information.39hDisplaying bus initialization error messages. See the last page of this chapter for additional information.3AhThe new cursor position has been read and saved. Displaying the <i>Hit </i> message next.3BhThe <i>Hit </i> message is displayed. The protected mode memory
 The display memory read/write test or retrace checking failed. Performing the alternate display memory read/write test next. The alternate display memory read/write test passed. Looking for alternate display retrace checking next. Video display checking is over. Setting the display mode next. The display mode is set. Displaying the power on message next. Initializing the bus input, IPL, general devices next, if present. See the last page of this chapter for additional information. Displaying bus initialization error messages. See the last page of this chapter for additional. The new cursor position has been read and saved. Displaying the <i>Hit </i> message next. The <i>Hit </i> message is displayed. The protected mode memory
Performing the alternate display memory read/write test next. 32h The alternate display memory read/write test passed. Looking for alternate display retrace checking next. 34h Video display checking is over. Setting the display mode next. 37h The display mode is set. Displaying the power on message next. 38h Initializing the bus input, IPL, general devices next, if present. See the last page of this chapter for additional information. 39h Displaying bus initialization error messages. See the last page of this chapter for additional information. 3Ah The new cursor position has been read and saved. Displaying the <i>Hit </i> message next. 3Bh The <i>Hit </i> message is displayed. The protected mode memory
 32h The alternate display memory read/write test passed. Looking for alternate display retrace checking next. 34h Video display checking is over. Setting the display mode next. 37h The display mode is set. Displaying the power on message next. 38h Initializing the bus input, IPL, general devices next, if present. See the last page of this chapter for additional information. 39h Displaying bus initialization error messages. See the last page of this chapter for additional information. 3Ah The new cursor position has been read and saved. Displaying the <i>Hit </i> message next. 3Bh The <i>Hit </i> message is displayed. The protected mode memory
 alternate display retrace checking next. 34h Video display checking is over. Setting the display mode next. 37h The display mode is set. Displaying the power on message next. 38h Initializing the bus input, IPL, general devices next, if present. See the last page of this chapter for additional information. 39h Displaying bus initialization error messages. See the last page of this chapter for additional information. 3Ah The new cursor position has been read and saved. Displaying the <i>Hit </i> message next. 3Bh The <i>Hit </i> message is displayed. The protected mode memory
 34h Video display checking is over. Setting the display mode next. 37h The display mode is set. Displaying the power on message next. 38h Initializing the bus input, IPL, general devices next, if present. See the last page of this chapter for additional information. 39h Displaying bus initialization error messages. See the last page of this chapter for additional information. 3Ah The new cursor position has been read and saved. Displaying the <i>Hit </i> message next. 3Bh The <i>Hit </i> message is displayed. The protected mode memory
 37h The display mode is set. Displaying the power on message next. 38h Initializing the bus input, IPL, general devices next, if present. See the last page of this chapter for additional information. 39h Displaying bus initialization error messages. See the last page of this chapter for additional information. 3Ah The new cursor position has been read and saved. Displaying the <i>Hit </i> message next. 3Bh The <i>Hit </i> message is displayed. The protected mode memory
 Initializing the bus input, IPL, general devices next, if present. See the last page of this chapter for additional information. Displaying bus initialization error messages. See the last page of this chapter for additional information. The new cursor position has been read and saved. Displaying the <i>Hit </i> message next. The <i>Hit </i> message is displayed. The protected mode memory
 last page of this chapter for additional information. Displaying bus initialization error messages. See the last page of this chapter for additional information. The new cursor position has been read and saved. Displaying the <i>Hit </i> message next. The <i>Hit </i> message is displayed. The protected mode memory
 39h Displaying bus initialization error messages. See the last page of this chapter for additional information. 3Ah The new cursor position has been read and saved. Displaying the <i>Hit </i> message next. 3Bh The <i>Hit </i> message is displayed. The protected mode memory
 chapter for additional information. 3Ah The new cursor position has been read and saved. Displaying the <i>Hit </i> message next. 3Bh The <i>Hit </i> message is displayed. The protected mode memory
 3Ah The new cursor position has been read and saved. Displaying the <i>Hit </i> message next. 3Bh The <i>Hit </i> message is displayed. The protected mode memory
 3Bh The Hit message is displayed. The protected mode memory
3Bh I he <i>Hit <del< i="">> message is displayed. The protected mode memory</del<></i>
test is about to start.
40h Preparing the descriptor tables next.
42h The descriptor tables are prepared. Entering protected mode for the
Memory test next.
43n Entered protected mode. Enabling interrupts for diagnostics mode
Next.
441 Interrupts enabled if the diagnostics switch is on. Initializing data to
45h Deta initialized. Checking for memory wraperound at 0.0 and finding.
the total system memory size post
46h The memory wranground test is done. Memory size coloulation has
heen done Writing natterns to test memory nevt

Checkpoint	Code Description
47h	The memory pattern has been written to extended memory. Writing
	patterns to the base 640 KB memory next.
48h	Patterns written in base memory. Determining the amount of memory
	below 1 MB next.
49h	The amount of memory below 1 MB has been found and verified.
	Determining the amount of memory above 1 MB memory next.
4Bh	The amount of memory above 1 MB has been found and verified.
	Checking for a soft reset and clearing the memory below 1 MB for
	the soft reset next. If this is a power on situation, going to checkpoint
1Ch	4EII NEXI.
4011	the memory above 1 MB next
4Dh	The memory above 1 MB has been cleared via a soft reset. Saving
-011	the memory size next. Going to checkpoint 52h next.
4Eh	The memory test started, but not as the result of a soft reset.
	Displaying the first 64 KB memory size next.
4Fh	The memory size display has started. The display is updated during
	the memory test. Performing the sequential and random memory test
	next.
50h	The memory below 1 MB has been tested and initialized. Adjusting
	the displayed memory size for relocation and shadowing next.
51h	The memory size display was adjusted for relocation and shadow-
	ing.
	Testing the memory above 1 MB next.
52h	The memory above 1 MB has been tested and initialized. Saving
501	the memory size information next.
53h	The memory size information and the CPU registers are saved.
5 4b	Entering real mode next.
540	Cate A20 line, parity, and the NML payt
57h	The A20 address line, parity, and the NMI next.
0/11	the memory size depending on relocation and shadowing next.
58h	The memory size was adjusted for relocation and shadowing.
	Clearing the <i>Hit <del< i="">> message next.</del<></i>
59h	The <i>Hit </i> message is cleared. The <i><wait></wait></i> message is
	displayed. Starting the DMA and interrupt controller test next.

Checkpoint	Code Description
60h	The DMA page register test passed. Performing the DMA Controller
	1 base register test next.
62h	The DMA controller 1 base register test passed. Performing the DMA
	controller 2 base register test next.
65h	The DMA controller 2 base register test passed. Programming DMA controllers 1 and 2 next.
66h	Completed programming DMA controllers 1 and 2. Initializing the 8259 interrupt controller next.
67h	Completed 8259 interrupt controller initialization.
7Fh	Extended NMI source enabling is in progress.
80h	The keyboard test has started. Clearing the output buffer and checking for stuck keys. Issuing the keyboard reset command next.
81h	A keyboard reset error or stuck key was found. Issuing the keyboard controller interface test command next.
82h	The keyboard controller interface test completed. Writing the com- mand byte and initializing the circular buffer next.
83h	The command byte was written and global data initialization has completed. Checking for a locked key next.
84h	Locked key checking is over. Checking for a memory size mismatch with CMOS RAM data next.
85h	The memory size check is done. Displaying a soft error and checking for a password or bypassing WINBIOS Setup next.
86h	The password was checked. Performing any required programming before WINBIOS Setup next.
87h	The programming before WINBIOS Setup has completed.
	Uncompressing the WINBIOS Setup code and executing the AMIBIOS Setup or WINBIOS Setup utility next.
88h	Returned from WINBIOS Setup and cleared the screen. Performing any necessary programming after WINBIOS Setup next.
89h	The programming after WINBIOS Setup has completed. Displaying the power on screen message next.
8Bh	The first screen message has been displayed. The <i><wait></wait></i> message is displayed. Performing the PS/2 mouse check and extended BIOS data area allocation check next.
8Ch	Programming the WINBIOS Setup options next.
8Dh	The WINBIOS Setup options are programmed. Resetting the hard disk controller next.
8Fh	The hard disk controller has been reset. Configuring the floppy drive controller next.
91h	The floppy drive controller has been configured. Configuring the hard disk drive controller next.

Checkpoint	Code Description
95h	Initializing the bus option ROMs from C800 next. See the last page of
	this chapter for additional information.
96h	Initializing before passing control to the adaptor ROM at C800.
97h	Initialization before the C800 adaptor ROM gains control has com-
	pleted. The adaptor ROM check is next.
98h	The adaptor ROM had control and has now returned control to BIOS
	POST. Performing any required processing after the option ROM
	returned control.
99h	Any initialization required after the option ROM test has completed.
	Configuring the timer data area and printer base address next.
9Ah	Set the timer and printer base addresses. Setting the RS-232 base
	address next.
9Bh	Returned after setting the RS-232 base address. Performing any
	required initialization before the Coprocessor test next.
9Ch	Required initialization before the Coprocessor test is over. Initializing
	the Coprocessor next.
9Dh	Coprocessor initialized. Performing any required initialization after
	the Coprocessor test next.
9Eh	Initialization after the Coprocessor test is complete. Checking the
	extended keyboard, keyboard ID, and Num Lock key next. Issuing the
	keyboard ID command next.
A2h	Displaying any soft errors next.
A3h	The soft error display has completed. Setting the keyboard typematic
	rate next.
A8h	Initialization before passing control to the adaptor ROM at E000h
	completed. Passing control to the adaptor ROM at E000h next.
A9h	Returned from adaptor ROM at E000h control. Performing any
	initialization required after the E000 option ROM had control next.
Aah	Initialization after E000 option ROM control has completed. Displaying
Dat	the system configuration next.
BUh	The system configuration is displayed.
B1h	Copying any code to specific areas.
00h	Code copying to specific areas is done. Passing control to EFI.