

## IPMI Firmware / BIOS Release Notes Form

*Supermicro disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade. All products, computer systems, dates, and figures specified are preliminary based on current expectations, and are subject to change without notice. Supermicro and the Supermicro logo are trademarks of Super Micro Computer, Inc. in the U.S. and/or other countries. Copyright © 2018 Super Micro Computer, Inc. All rights reserved.*

<b>Product Name</b>	<b>X10DRH-C(T)/I(T)</b>
<b>Release Version</b>	<b>3.2 SPS: 3.1.3.72</b>
<b>Release Date</b>	<b>11/21/2019</b>
<b>Build Date</b>	<b>11/21/2019</b>
<b>Previous Version</b>	<b>3.1c</b>
<b>Update Category</b>	<b>Recommended</b>
<b>Dependencies</b>	<b>None</b>
<b>Important Notes</b>	<b>None</b>
<b>Enhancements</b>	<b>1. Updated BIOS version to 3.2. 2. Updated SINIT ACM 3.1.4 PW for Intel-SA00240 (CVE-2019-0151 CVSS 3.1: 7.5 High). 3. Updated Broadwell-EP B0/M0/R0 CPU microcode MEF406F1_0B000038 for Intel-SA00219 (CVE-2019-0117) and Intel-SA00220 (CVE-2019-0123).</b>
<b>New features</b>	<b>N/A</b>
<b>Fixes</b>	<b>N/A</b>

**Release Notes from Previous Release(s)**

**3.1c (6/25/2019)**

1. *Changed BIOS version to 3.1c.*
2. *Updated Intel Server Platform Services 3.1.3.72 for Grantley Refresh Platforms.*
3. *Updated Haswell-EP/Broadwell-EP CPU microcode from INTEL-SA-00233.*
4. *Updated VBIOS from 1.03.01 to 1.09.00.*
5. *Improved tCCD\_L value.*

**3.1a (4/9/2019)**

1. *Changed BIOS version to 3.1a.*
2. *Changed memory data width from 72 to 64 in SMBIOS type 17.*
3. *Updated VBIOS from 0.96.0 to 1.03.01.*
4. *Fixed issue of system hanging at 0xA9 when populated by 900P NVMe.*

**3.1 (6/18/2018)**

1. *Updated CPU microcode to address 'Spectre' derivatives (CVE-2018-3639 & CVE-2018-3640) security issue.*
2. *Changed BIOS version to 3.1.*
3. *Rolled back Intel RC code to v4.2.0.*
4. *Set Descriptor Region of BIOS Region Write Access to "No".*

**3.0a (2/5/2018)**

1. *Updated CPU microcode to address CVE-2017-5715 security patch issue.*
2. *Updated RC to 4.3.0.*
3. *Updated microcode to 2A.*
4. *Changed BIOS revision to 3.0a.*