Notes to Release Notes Authors

- All fields <u>must</u> be completed; please indicate as "N/A" if not applicable.
- Release Notes <u>should</u> document functional changes, dependencies, bug fixes and added features.
- Release Notes <u>must not</u> mention the methods of implementation and/or internal processes.
- *Release Notes <u>must not</u> mention of silicon errata and/or other external causations.*
- Release Notes <u>must not</u> mention confidential/proprietary information and/or trade secrets <u>of Supermicro or any third party</u>.
- Please delete this page and the signature fields before submitting the document in <u>PDF</u> <u>Format</u> to Marketing for publication.

BIOS Release Notes Form

Supermicro disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade. All products, computer systems, dates, and figures specified are preliminary based on current expectations, and are subject to change without notice. Supermicro and the Supermicro logo are trademarks of Super Micro Computer, Inc. in the U.S. and/or other countries. Copyright © 2018 Super Micro Computer, Inc. All rights reserved.

Product Name	X10DAC/X10DAi
Release Version	3.3 SPS: 3.1.3.72
Build Date	3/23/2021
Previous Version	3.2
Update Category	Recommended
Dependencies	None
Important Notes	None
Enhancements	1. Changed BIOS revision to 3.3.
	2. Updated CPU μcode Haswell-EP C0/C1/M1 rev. 44.
	3. Displayed LRDIMM on BIOS setup when LRDIMM is installed.
	4. Updated MRC code revision to 4.4.0 for IPU2020.2.
New features	N/A
Fixes	N/A

Release Notes from Previous Release(s)

3.2 (12/16/2019)

1. Changed the BIOS revision to 3.2

2. Updated the CPU microcode revisions for Haswell-EP CO/C1/M1 revision 43 and Broadwell-EP BO/M0/R0 revision 38.

3. Updated SINIT ACM to 3.1.4 for Intel -SA00240 (CVE-2019-0151 CVSS 3.1: 7.5 High).

4. Updated the initial memory value of tccd.

3.1 (6/27/2018)

1. Updated processor μ codes Haswell-EP CO/C1/M0/M1/R2 rev. 43 and Broadwell-EP B0/M0/R0 rev. 36.

2. Updated SPS firmware version to 3.1.3.72.

3. Updated Intel VROC version to 6.1.0.1017.

3.1 (6/27/2018)

1. Updated CPU microcode to address 'Spectre' derivatives (CVE-2018-3639 & CVE-2018-3640) security issue.

3.0a (2/5/2018)

1. Implemented enhancement to address 'Spectre' variant 2 (CVE 2017-5715) security issue.

2. Updated RC to 4.3.0.

3. Updated microcodes to Haswell-EP CO/C1/M0/M1/R2 rev. 3C and Broadwell-EP B0/M0/R0 rev. 2A.

4. Added tCCD_L setup option.

5. Set security device support item to be hidden when this option is disabled.

6. Fixed problem of keystroke and keeping drive plugged in required for USB flash drive when HDD bit lock is enabled.