

IPMI Firmware / BIOS Release Notes Form

Supermicro disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade. All products, computer systems, dates, and figures specified are preliminary based on current expectations, and are subject to change without notice. Supermicro and the Supermicro logo are trademarks of Super Micro Computer, Inc. in the U.S. and/or other countries. Copyright © 2018 Super Micro Computer, Inc. All rights reserved.

Product Name	X12DPL-i6/NT6
Release Version	1.0b
Release Date	09/03/2021
Previous Version	1.0
Update Category	Recommend
Dependencies	N/A
Important Notes	
Enhancements	<ol style="list-style-type: none">1. Update M87606A6_0D0002E0 microcode for Dx/Mx stepping CPU.2. Update Intel BKCWW32 2021 PV MR5, please check header for firmware revisions. [High] 14014151709 [ICX] Increase rrsr for channels that have roundtrip > 0x5a [High] 22013162072 SUT hungs while running Fisher tool command in RHEL OS [High] 14014133621,14014078778 BIOS should perform a global reset after EWL push and error harvesting when coming from a past warm reset boot CATERR/IERR [High] 22012792652 Memory - 3 Rank Memory 2 way Interleaving through ICX BIOS [High] 14014210150 System occurred iMC data parity error with MCACOD = 405 during stress [High] 14014144524 HSTI test fails for Secure Core Windows server [High] 18016147518 [ICX PCIE] Mask EB errors from being escalated to Receiver Error [High] 22012862056 [PCIE] BIOS to set sv.socket0.uncore.pcie.port0.dfx.pxpdllpctrl0.ack_period value to 0x1 before North PCIe training [Medium] 1509144297 [ACM] Check SHA256 EVA_VALUE[00] & PCR_VALUE[00] value are different for add type 0x2E and

	<p>changing size and updating IBB reset vector and Invalid KM header on BTGP0</p> <p>[High] 1509142909 [ACM] After adding record type 0x2E and changing size and updating IBB reset vector and NO BPM on BTGP0, boot to BIOS failed</p> <p>[Medium] 22011887647 [Core][ACM] Supporting Granular SCRTM for error conditions in CBnT</p> <p>[High] 14014078016 ICX-SP disabled core X-prop resulting in MCA</p> <p>[High] 18016118881 ICX PCIe SRIS Recipe Update</p> <p>[High] 22012891374 20.P.88 MRC logs error when NVDIMM-Ns are installed</p> <p>[High] 22012581859 Advanced Memtest code modification</p> <p>[High] 1508927049 MSR_CRASHLOG_CONTROL_REGISTER definition for EnGprs bit is needed to enable GPR crashlog</p> <p>[High] 22012608164 Semaphore mechanism fails once someone access(read) SYSTEMAQUSEMP[0] or SYSTEMAQUSEMP[1]</p> <p>[High] 1508949647 System IERR after EfiPeiMemoryDiscovered when UEFI set chRankEnabled++ for DDRT</p> <p>[High] 22012845839 Bad DIMM causes all BPS fail to be mapped to OS, also destroys BPS config</p> <p>[High] 18015558621 Hit the issue of DXE_ASSERT currentPollingState == 0 during NVIDMM AC cycling with 8+6 config</p> <p>[High] 22012822697 [ICX][BPS][PV] Not able to create AD goal in 12+2 cfg</p> <p>[High] 22012879848 [ICX][MSS][BPS] BIOS fix for 0 Margins in all Parameters in MRC flow</p> <p>[High] 18016159697 Update Mghy Recipe 3.8 to add Alternate Attenuator Table set values</p> <p>[High] 18016487388 don't Sleep when NMTX mutex is held</p> <p>[High] 22013000965,22013089757,22013327653 Enabling 256 PRMRR/Socket to enable SGX with mixed memory config</p> <p>[High] 1509372838 OS hang during PI_RAS_einj_mem_uncorrectable_fatal test</p>
New features	N/A
Fixes	N/A

1.0 (04/06/2021)

1. *First Release*