IPMI Firmware / BIOS Release Notes Form

Supermicro disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade. All products, computer systems, dates, and figures specified are preliminary based on current expectations, and are subject to change without notice. Supermicro and the Supermicro logo are trademarks of Super Micro Computer, Inc. in the U.S. and/or other countries. Copyright © 2018 Super Micro Computer, Inc. All rights reserved.

Dundunt Name	VACEDET D/DT/DIDE/DIDO
Product Name	X10DRT-P/PT/PIBF/PIBQ
Release Version	3.1
Release Date	6/7/2018 3.0a
Previous Version	Recommended
Update Category	Recommended
Dependencies	None
Important Notes	None
Enhancements	1. Updated CPU microcode to address 'Spectre' derivatives (CVE-
	2018-3639 & CVE-2018-3640) security issue.
	2. Changed BIOS version to 3.1.
	3. Added support for IPMI IPV6.
	4. Removed unsupported memory frequency options from setup
	menu.
	5. Updated Broadwell-EP RC 4.4.0 release.
New features	N/A
Fixes	1. Fixed problem of Afu /O command clearing SMC SMBIOS region
	(\$SMC).
	2. Fixed problem of SUM OOB GetSataInfo always showing
	"Configuration Type" as "AHCI" when setting "Configure SATA as" to

"RAID" or "IDE".
3. Set Descriptor Region of BIOS Region Write Access to "No".

Release Notes from Previous Release(s)

3.0a (02/9/2018)

- 1. Updated Haswell-EP C0,1/M0,1/R2 CPU microcode M6F306F2_0000003C and Broadwell-EP B0/M0/R0 CPU microcode MEF406F1_0B00002A to address 'Spectre' variant 2 (CVE 2017-5715) security issue.
- 2. Changed BIOS revision to 3.0a.
- 3. Updated Broadwell-EP RC 4.3.0 PLR11 release.
- 4. Updated BIOS ACM 3.1.1 PW and SINIT ACM 3.1.1 PW.
- 5. Added tCCD_L Relaxation item under Memory Configuration menu.
- 6. Added SumBbsSupportFlag into DAT file.
- 7. Changed Memory correctable threshold to 100 and enabled Cloaking for Broadwell CPU E5-26xx SKU.
- 8. Added support for JEDEC NVDIMM.
- 9. Implemented SMC Recovery Flash Boot Block feature.
- 10. Implemented dynamic update SATA re-driver settings for 1U and 2U backplane.
- 11. Added Ramaxel JEDEC ID to support Ramaxel memory.
- 12. Fixed problem of NVDIMM setup items appearing when optimized defaults load even without NVDIMM being installed.
- 13. Fixed problem of SMBIOS Type4 CPU2 current speed not showing as zero when CPU2 is not installed.
- 14. Fixed problem of system resetting or hanging after Watch Dog function is enabled during BIOS update.
- 15. Fixed problem of MWAIT being disabled on BSP only.
- 16. Fixed inability of SUM to get COM2/SOL settings from BIOS.
- 17. Fixed issue of BIOS setup menu having "PCI Latency Timer" option.